CARDIAC meeting – 30 Sept 05 M3R3-M5R3-M5R4 FEE status.

Slides:



Advertisements
Similar presentations
Muon EDR: Chamber design M2/3 R1/2 16/04/20031T.Schneider/LHCb Muon EDR 1.General description - AW read out -Cathode pad read out -HV supply 2.Details.
Advertisements

1 500cm 83cm 248cm TPC DETECTOR 88us 1MIP = 4.8 fC = 3 x10 4 e Dynamic : 30 MIP S / N = 30:1 1MIP = 4.8 fC = 3 x10 4 e Dynamic : 30 MIP S / N = 30:1 LATERAL.
Power e Lab PowerELab Limitedwww.powerelab.com 1 An Active EMI reduction IC WT6001 POWERELAB LIMITED A Power Converter Technology Provider.
The MAD chip: 4 channel preamplifier + discriminator.
M.PEGORARO Grounding Workshop 24th Jan 08 DT GROUNDING & SHIELDING Presented by A. BENVENUTI.
   >>> 
Status of the LHCb RPC detector Changes with respect to Note cm strips instead of 3 cm (cost optimization) All gaps same size (standardization)
D. Peterson, “Status of the Cornell/Purdue Program” TPC R&D Mini Workshop, Orsay 12-January Status of the Cornell/Purdue Program: first events with.
July 10, 2008 PHENIX RPC review C.Y. Chi 1 RPC Front End Electronics On chamber discriminator  The strips  The CMS discriminator chips  The discriminator.
1 ME 234/2 HV noise investigation N.Bondar CMU. 12/18/02.
TOT01 ASIC – First Results (STS prototype chip – first results) Krzysztof Kasiński, Paweł Gryboś,Robert Szczygieł
Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.
Experimental Area Meeting V. Bobillier1 Good connection to earth (in many points) of every metallic parts to be installed in the cavern is very.
LDO characterization Laura Gonella Pjysikalisches Institut Uni Bonn.
AMY Meeting. 24 Mar 2011 status Auger Lecce Meeting,
Senior Design 4006C Group G7 Design Presentation 1394b – Receiver The new generation of FireWire. Luke Starnes (gte874d) Aparna Trimurty (gt9794a) Jeff.
16 – 17 Jul 02Andrew Werner TRD Monitor Tube Readout Electronics: Shaping Peter Fisher, Bernard Wadsworth, Andrew Werner MIT 1.
Noise studies: hardware tests and preliminary results Anna, Anton, Giovanni, Pigi, Silvia, A. Boiano, A. Vanzanella.
CVD PCB, first steps. 15 mm 25 mm Chip area. No ground plane underneath the chip. Bulk isolated => only one ground line Power lines Connector: 11,1mm*2,1mm:
System Test Status Report R. D’Alessandro 1 TIB System Test Report Where were we ….., Mechanics (layer 3 prototype) Mother Cable & Interconnect Board System.
CAEN November 15, 2002 Vandelli W. 1 Test Conditions Prototype fed by CAEN Module 2527 through 100 m long cables From channels status page on generator.
1 Status of the Test System of the MWPC for the LHCb Muon System Andre’ Massafferri (Universita’ Tor Vergata – INFN sezione II - Roma) V. Bocci, R. Nobrega.
CARIOCA (Cern and RIO Current Amplifier). The CARIOCA chip has 8 binary output, therefore DIALOG has 16 PCH as input channels and has up to 8 LCH as output.
1 Outer Tracker Front-End Layout Distribution of Signals and Bias NIKHEF/HeidelbergOctober 2002.
Goals: - To get experience in assembling MWPC on the Wall and prevent possible problems; - To check functionality and stability of different chambers at.
The LHCb Outer Tracker Front End, what does it look like and what is the status Talk for the LHCb Electronics Working Group /TS A Collaboration.
HV-Splitter for RENO Project S. Stepanyan, 김우영 경북대학교 Y.Kim Sejong University May-2008.
Front-end boards tests G. Auriemma, D. Fidanza G. Pirozzi( $ ) & C. Satriano ( $ ) Present address: European Patent Office, Branch at The Hague, Patentlaan.
16/04/20031PNPI / LHCb Muon EDR Wire Pad Chambers PNPI design for regions R4 in Stations M2,M3,M4  4 gas gaps of 5mm±70µm;  Active area: 1224x252.8 mm².
UF –PNPI HV system status August 2008 Sergey Volkov Nikolai Bondar PNPI.
1 10 th October 2007Luciano Musa Considerations on readout plane IC Area (die size) 1-2 mm 2 /channel Shaping amplifier 0.2 mm 2 ADC0.6 mm 2 (estimate)
Mar. 18, 2009 HAPD ASIC Status Super KEKB Meeting 1 S.Nishida (KEK) S. Nishida HAPD ASIC Status Super KEKB Meeting Mar. 18, 2009 KEK.
Update on final LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
Towards a final design of LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
cm 150 cm The Al foil is large as the M3 wall  we can put 1 raw (5 chambers) or 2 raws There is an insulating material (varnish) on the.
ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012
Front End Board (16 channels) Superlayer Cross Section Frontend Enclosure HV cap board HV cap Board Signals from chamber wires go to HV cap board to be.
PCB DESIGN Dr. P. C. Pandey EE Dept, IIT Bombay Rev. Jan’16.
Proposal for LST-based IFR barrel upgrade Roberto Calabrese Ferrara University Workshop on IFR replacement, SLAC, 11/14/2002.
9/18/2003Safety Review Electronics Electronics design LV, HV power supply Fusing Heat.
NA62 straw readout Characterization and qualification of the frontend electronics Detector and interface to frontend Small readout system Plans Expected.
B.Satyanarayana Department of High Energy Physics Tata Institute of Fundamental Research Homi Bhabha Road, Colaba, Mumbai,
1 HBD Commissioning Itzhak Tserruya DC meeting, BNL December 13, 2006 Progress from October 3 to November 28, 2006.
IB PRR PRR – IB System.
SPD VFE installation and commissioning (status and plans) I.Summary of VFE installation II.Stand alone VFE test: noise & offset III.Stand alone test: LED.
1 19 th January 2009 M. Mager - L. Musa Charge Readout Chip Development & System Level Considerations.
30 September 2005, Frascati Anatoli Kachtchouk) 1 From CARDIAC version 2 to CARDIAC version 3 N.Bondar, A.Kachtchouk, P.Neustroev (PNPI)
Summary of FEE-Integration Meeting LNF, Summary of the Frascati meeting on chamber & front-end integration on 10 September 2003, provided.
CERN – 7 Oct 04 1 LHCb Muon Grounding Anatoli Katchouk CERN Alessandro Balla, Paolo Ciambrone, Maurizio Carletti, Giovanni Corradi, Giulietto Felici, Rosario.
1 9 December 2002A.P.Kashchuk (LNF/INFN), Frascati) New approach to CPC design.
On Chamber Front End electronics Test Valerio Bocci Rafael Nobrega, Davide Pinci (INFN sez. Roma) Giovanni Carboni,Andre Massaferri,Roberto Messi, Emanuele.
PXD – DEPFET PS noise emission tests Mateo Iglesias Fernando Arteche.
Design summary Status of the development & production - test run with S3a and S3b prototype - performance tests To do list for production & development.
1 Chamber Interfaces Adalberto Readout-, I2C-, HV-, LV-, Gas- and chamber support interface. Space issues.
F. Arteche EMC: Electronics system integration for HEP experiments (Grounding & Shielding)
FWD Meeting, Torino, June 16th, News from Cracow on the forward tracking J. Smyrski Institute of Physics UJ Tests of CARIOCA and LUMICAL preamplifiers.
27/01/2004 az Proto Outer Tracker Front-End Tests 1 EFNI H K Test results of the Prototype Outer Tracker Front-End Box Ad Berkien Tom Sluijk Albert Zwart.
30th International Cosmic Ray Conference July , 2007, Merida, Yucatan, Mexico Performance of the 1.5 × 10 5 front-end electronics channel of the.
HF ROBOX PRR3 Apr 2003E. Hazen HF Front-End Electronics ● System Description – Overview – PMT Board, ROBOX, Patch Panel – Signal Cable, Front-end boards.
Noise & Grounding Andrei Nomerotski (U.Oxford) 17 July 2007.
PADME Front-End Electronics
Key Stage ic Using a (555 IC) as a Monostable / Astable Circuit 555 IC Live Wire / PCB Wizard - (555 IC) Circuit RA Moffatt.
KLOE II Inner Tracker FEE
A General Purpose Charge Readout Chip for TPC Applications
Calorimeter Mu2e Development electronics Front-end Review
DCH FEE 28 chs DCH prototype FEE &
Development electronics SIPM-MU2e
Noise on chambers M1R4 N.Bondar
Universal Interface, 12-fold, FM US/U 12.2
Pre-installation Tests of the LHCb Muon Chambers
Presentation transcript:

CARDIAC meeting – 30 Sept 05 M3R3-M5R3-M5R4 FEE status

CARDIAC meeting – 30 Sept 05 2 Overview  FEE – from ASDQ to CARDIAC ASDQ++ CARDIAC I2C induced signals  HV induced noise HV noise coupling  LV distribution Regulator Vout spread & LV distribution bars Vdrop  CARDIAC threshold scan M3R3 – M5R3 – M5R4  Grounding Detector grounding scheme  Conclusions

CARDIAC meeting – 30 Sept 05 3 ASDQ++ A brief history (I) Nightmare  first two chambers prototypes test  fee instability  cable layout/orientation sensitivity ASDQ++ PCB rel. 2  small improvement on the instability side  still problems with cabling Buffer board & FC connections  fully stable fee behavior  no dependency on cable layout - Some capacitors for supply voltage decoupling - inner layers for GND/V+/V-

CARDIAC meeting – 30 Sept 05 4 ASDQ++ A brief history (II) Programmable current sink ASDQ output stage  standard current set : 3 mA (300 mV/100 )  current set for driver board : 1 mA (300 mV/300 ) R=300  SPB ASDQ++ Ground connection Faraday cage HV 1 M  680 nF Faraday Cage sensitive path Cathode pads readout LVDS

CARDIAC meeting – 30 Sept 05 5 ASDQ++ A brief history (III) Pads X-talk  charge injection in pads belonging to the same pad wire  charge injection in contiguous pad wires HV Signal on this wire pad Signal injection charge injection in pads belonging to the same pad wire  poor ground connection (capacitor-GND) charge injection in contiguous pad wires  nose ground not enough  a resistor in the grounding path mitigates the problem and help with HV & pickup noise Z GND < Z Wire Pads HV nose

CARDIAC meeting – 30 Sept 05 6 The IB System architecture The IB and the TB boards HV Signal on this wire pad Signal injection Z GND << Z Wire Pads HV nose 22  In the last T11 TB 4 CARIOCA (NOT CARDIAC !!!) boards were installed in one of our M3R3 chamber. We took some V th  6/7 fC

CARDIAC meeting – 30 Sept 05 7 CARDIAC I2C induced signals (I) I2C A B C D E F Termination

CARDIAC meeting – 30 Sept 05 8 CARDIAC I2C induced signals (II) Read Scaler Read all registers M3R3 CARDIAC : A – B – C – D [all channels] M3R3 CARDIAC : F [1° (?) channel – other channels ok] Read all registers Read Scaler NB : 5 pulses are generated by the readout procedure (?!) ask to Valerio CASINO ? I2C CARDIAC out I2C CARDIAC out I2C CARDIAC out

CARDIAC meeting – 30 Sept 05 9 CARDIAC I2C induced signals (III) I2C A B C D E F Termination All boards/all channels OK Problems in the PCB due to high frequency signal components CARDIAC F – 1° channel

CARDIAC meeting – 30 Sept CARDIAC I2C induced signals (IV) Termination I2C A B C D E F No ch1 problem with M5R3 chamber ??!! M3R3 – M5R3 difference : C pad value M5R3 C pad I2C line Z1Z1 Z2Z2 I1I1 I2I2 CARIOCA C parasitic What are we going to have with smaller C pad and shorter interconnection cables ?

CARDIAC meeting – 30 Sept HV induced noise Noise coupling Continuous cathode Wire Cathodes HV distribution line = antenna I noise filter HV before distribution line 6 cm  V < 5 V C = 2.2 nF

CARDIAC meeting – 30 Sept LV distribution Regulator output voltage spread I load =1.5A 60 mm LV distribution bars - PCB dimension for region R4 800 mm R=0.45 m/□  R = (800/30)*0.45 m  Voltage drop ~ 20mV (< 1% Vcc) GND VCC

CARDIAC meeting – 30 Sept CARDIAC threshold scan M3R3 – M5R3 – M5R4  M3R fC (working threshold = 5 fC)  M5R fC (working threshold = 5 fC)  M5R fC (working threshold = 10 fC) HV ON

CARDIAC meeting – 30 Sept Grounding Detector grounding scheme  No current through the reference GND  Reference GND = Safety GND  3 A fuses on the LV distribution system  1 mA max current on the HV lines  Low step up current in case of failure  No current through the reference GND  Reference GND = Safety GND  3 A fuses on the LV distribution system  1 mA max current on the HV lines  Low step up current in case of failure system reference ground safety ground

CARDIAC meeting – 30 Sept System qualification Skew measurements  M4(M5)R3  To verify front-end behavior threshold scan should be executed WITHOUT HV ON (HV is a source of external noise and can be filtered out), anyway FEE work fine with the 3 instrumented chambers  No instability due to cable layout or external source has been detected  HV filters are OK with the HV PS we have used in our test, but that PS is not the final one !  LV boards and LV distribution are OK (~10 mV drop for M3R3 regions and ~20 mV for M4R4 regions)  The detector grounding scheme has already been (successfully) reviewed  The 3 instrumented chambers work fine (NB : M5R3 is not instrumented with the final FC)  I2C access can trigger CARDIAC output spurious pulses ONLY during CARDIAC access According to our tests CARDIAC work fine when used to instrument M3R3, M5R3 and M5R4 chambers