GTK - TDC analysis Lukas Perktold 14 th April 2010.

Slides:



Advertisements
Similar presentations
How to Build Macro-Models in Tina SPICE
Advertisements

© 2013 IBM Corporation Use of Hierarchical Design Methodologies in Global Infrastructure of the POWER7+ Processor Brian Veraa Ryan Nett.
Circuit Extraction 1 Outline –What is Circuit Extraction? –Why Circuit Extraction? –Circuit Extraction Algorithms Goal –Understand Extraction problem –Understand.
ORCAD Suite Using Layout Drew Hall. Motivation ORCAD is an entire software suite Schematic Schematic Simulation Simulation Layout Layout ECO (Engineering.
Getting Started with Cadence Compiled by Ryan Johnson April 24, 2002  Open Orcad Capture under Engineering Software  Under FILE, choose NEW, PROJECT.
How the edges of a line, paragraph, object, or table are positioned horizontally and vertically between the margins or on a page.
Analog Layout with tsmc035 It is better you understand ~wllin/cell_design/celltut.pdf to have the basic layout skill up to chapter 4. Tsmc035 files for.
PCB design with Design Entry CIS and Layout Plus
Sw module user files OrCad 9.2 in Sulautetut. Start  Cadence PSD 14.0  Capture Schematics, logical connections File  Open  Project  h8s_eval.opj.
Parking Pal Team M1: Anna Kochalko Chris Moody Hong Tuck Liew John Wu Project Manager: Kartik Murthy November 5, 2007 Your digital parking meter of the.
General Overview of Modelling and Test Methodology of HV MOSFET J Rhayem, B Desoete, S. Frere, R. Gillon AMIS Semiconductor Belgium BVBA Westerring 15,
1 Design of 4- BIT ALU Swetha Challawar Anupama Bhat Leena Kulkarni Satya Kattamuri Advisor: Dr.David Parent 05/11/2005.
Project 2: Cadence Help Fall 2005 EE 141 Ke Lu. Design Phase Estimate delay using stage effort. Example: 8 bit ripple adder driving a final load of 16.
Getting Started with Cadence Prepared by Ryan Johnson, 2002  Open Orcad Capture under Engineering Software  Under FILE, choose NEW, PROJECT  The following.
Formula Auditing, Data Validation, and Complex Problem Solving
[M2] Traffic Control Group 2 Chun Han Chen Timothy Kwan Tom Bolds Shang Yi Lin Manager Randal Hong Mon. Nov. 24 Overall Project Objective : Dynamic Control.
[M2] Traffic Control Group 2 Chun Han Chen Timothy Kwan Tom Bolds Shang Yi Lin Manager Randal Hong Wed. Nov. 11 Overall Project Objective : Dynamic Control.
1 AutoCAD Electrical 2008 What’s New Name Company AutoCAD Electrical 2008 Top Reasons to Move from AutoCAD AMS CAD Solutions
Supply Voltage Biasing in Synopsys Andy Whetzel University of Virginia 1.
Printed Electronics SolidState Technology. Progress in Printed Electronics: An Interview with PARC’s Janos Veres Alec Roelke, Tom Tracy II ECE 6332.
Forcing a change into the Global Change Queue A strategy for handling heading changes when there is no matching authority record.
WorkPlace Pro Utilities.
Spreadsheet-Based Decision Support Systems Chapter 22:
Kyoto UniversityHong Kong University of Science and Technology Coventor Tutorial Bi-Stable Mechanical Beam Simulation -Material definition -Fabrication.
Lecture bases on CADENCE Design Tools Tutorial
Tyrone Ware FDOT Specifications & Estimates Office Estimating Systems Support Section.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 5: Layout.
Intro to MicroControllers : Stellaris Launchpad Class 4: PCB Schematic Design & Board Layout.
© 2003 Xilinx, Inc. All Rights Reserved For Academic Use Only Xilinx Design Flow FPGA Design Flow Workshop.
ECE122 – Digital Electronics & Design
Tanner Tools Tutorial S-Edit v13.0 Tutorial.
Lesson 12: Creating a Manual and Using Mail Merge.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 3: Layout.
Accelicon Confidential 1 Accelicon Overview MOS-AK April 4, 2008 Tim K Smith Accelicon Technologies.
Synopsys Custom Designer Tutorial for a chip integration using the University of Utah Standard Cell Libraries In ON Semiconductor 0.5u C5 CMOS Version.
1 AutoCAD Electrical 2008 What’s New Name Company AutoCAD Electrical 2008 Top Reasons to Move from AutoCAD AMS CAD Solutions
Synopsys Custom Designer Tutorial for a chip integration using the University of Utah Standard Cell Libraries In ON Semiconductor 0.5u C5 CMOS Version.
OVERVIEW OF OVERVIEW OF Spartan-3. DESIGNFLOW Translate Map Place & Route Plan & Budget HDL RTL Simulation Synthesize to create netlist Functional Simulation.
CADENCE CONFIDENTIAL 1CADENCE DESIGN SYSTEMS, INC. Cadence Front to Back End Adil Sarwar March 2004.
Lab. I 1. CADENCE를 이용한 Layout
Bandgap Current Reference source: FEI4_A_CREF FEI4 collaboration. November 29, Vladimir Gromov NIKHEF, Amsterdam, the Netherlands.
Objectives Understand the design environment and flow
Content Management System Copyright © 2005 Liferay, LLC All Rights Reserved. No material may be reproduced electronically or in print without written permission.
Update on the Design Implementation Methodology for the 130nm process Microelecronics User Group meeting TWEPP 2010 – Aachen Sandro Bonacini CERN PH/ESE.
Kyoto UniversityHong Kong University of Science and Technology Coventor Tutorial Bi-Stable Mechanical Beam Simulation -Remote Desktop Connection -Material.
Vendor Bid System (VBS) Seminar. Agenda Vendor Bid System Overview Step-by-Step Advertisement Posting Editing Active Advertisements Recommended Practices.
1 IAF0620, 5.0 AP, Exam Jaan Raik ICT-524, , Digital systems verification.
Institute for the Protection and Security of the Citizen HAZAS – Hazard Assessment ECCAIRS Technical Course Provided by the Joint Research Centre - Ispra.
GCSE ICT 3 rd Edition The system life cycle 18 The system life cycle is a series of stages that are worked through during the development of a new information.
1 The System life cycle 16 The system life cycle is a series of stages that are worked through during the development of a new information system. A lot.
WS 9-1 ANSYS, Inc. Proprietary © 2009 ANSYS, Inc. All rights reserved. February 27, 2009 Inventory # Workshop 9 Taylor Impact Test – “What if” Study.
ASIC/FPGA design flow. Design Flow Detailed Design Detailed Design Ideas Design Ideas Device Programming Device Programming Timing Simulation Timing Simulation.
ECE122 – Digital Electronics & Design Tanner Tools Tutorial Ritu Bajpai September 4, 2008.
INTRODUCTION TO COMPUTER PROGRAMMING(IT-303) Basics.
Use of Modeling in Hardware Development - Summary of interviews, practice reviews to date for INCOSE Model Management Working Group 8/22/2011.
Physical Design of FabScalar Generated Cores EE6052 Class Project Wei Zhang.
Written by Whitney J. Wadlow
3D Design IPHC Frédéric Morel - Grégory Bertolone - Claude Colledani.
Jean-Marie Bussat/Patrick Pangaud – July 9, FPPA design methodology  Intersil methodology  FPPA design constraints  "Symbolic" versus "Full" 
TDC status and to do 1. Status of TDC design 2. List of future activities.
Immigration – Common Errors and How To Conduct An Internal I-9 Audit
Training Documentation – Replacing GSPR with RFQ 2.0
EE- 584 DESIGN AND TESTING OF A CMOS INVERTER
Log on for Home Gym Reviews -
Batch Setup.
Cayuse 424 Proposal Creation.
Example of User Specific Scripts
EE382M VLSI 1 LAB 1 DEMO FALL 2018.
M. Kezunovic (P.I.) S. S. Luo D. Ristanovic Texas A&M University
Presentation transcript:

GTK - TDC analysis Lukas Perktold 14 th April 2010

Progress ► Move to new Design Kit version  Library based -> many issues ► GDS2 based ► Match Measurements to Simulation  Document Errors  Propose Solutions

DK 1.6 – Library Based Issues Copy library and attach it to the new DK version Problems: 1.Missing functions in some PCells (Parameterized Cells) 2.Twelve new DRC Errors (Design Rule Check): -> most of them introduced by modified Layouts 3.LVS mismatch (Layout Versus Schematic) Possible Solutions: 1.Flatten problematic Pcells 2.Flatten problematic Pcells 3.Change Layout + exact copy of design (including PCells, Vias, hierarchy) - compatibility problems ( depends on design )

DK 1.6 – Library Based DRC issues Different Layout for same cell and parameters

DK 1.6 – Library Based LVS issues Special Problem: Assura doesn’t extract subc contact in new DK No LVS match

DK 1.6 – GDS2 based Issues Copy schematics Export and ReImport Layout Problems: 1.(Only) Two new DRC errors 2.LVS [Assura (VLDB)] - EndOfColumn – problems with malformed devices 3.LVS [Assura (VLDB)] - TOP Level - exits with error: unbound devices 4.LVS [Assura (CDL)] - TOP Level - error generating CDL netlist Possible Solutions: 1.Needs to be investigated 2.Replace problematic devices 3.Not investigated - Use LVS [Assurra (CDL)] 4.Needs more investigations – problem with ESD devices + CDL parameters + less compatibility problems - complete flat layout ( no PCells / no vias / etc.); but hierarchy is conserved

CDF Parameter Issues Component Description Format + attached to each cell in library + handles callback functions + defines parameters of a cell + provides section for simulation information (gets updated on creation of a symbol view) + … Inconsistent data in some libraries (not introduces by DK v. 1.6) + cause ‘wrong’ simulation results + introduce errors in CDL netlisting

Solve CDF Parameter Issues Instance Level (Important for simulation) Base Level (Important for CDL netlisting) Watch log window Edit Simulation Information

Summary Library Flow – problems with updated Layout for some devices (introduce new DRC errors) GDS2 Flow – problems with old Layout (LVS has problems to extract devices with old Layout) The move from DK v. 1.4 to DK v. 1.6 is MUCH more problematic as expected No QRC possible on TOP Level without effort Up to EndOfColumn running DRC, LVS (VLDB + CDL) and corrected CDF data

complete move (wish: be able to run QRC on TOP Level) match simulation to measurements (corner simulation) List all errors found through measurements check if the all errors can be explained - Weak performance (e.g. INL) of the TDC for rising edges - Zero dies out for higher frequencies - compare RFN settling values -... write documentation propose solution to errors found Outline