NCKU CSIE EDALAB Tsung-Wei Huang, Chun-Hsien Lin, and Tsung-Yi Ho Department of Computer Science and Information Engineering.

Slides:



Advertisements
Similar presentations
Porosity Aware Buffered Steiner Tree Construction C. Alpert G. Gandham S. Quay IBM Corp M. Hrkic Univ Illinois Chicago J. Hu Texas A&M Univ.
Advertisements

Lecture 19: Parallel Algorithms
Optimization of Placement Solutions for Routability Wen-Hao Liu, Cheng-Kok Koh, and Yih-Lang Li DAC’13.
NCKU CSIE EDALAB Shang-Tsung Yu, Sheng-Han Yeh, and Tsung-Yi Ho Electronic Design Automation Laboratory.
Native-Conflict-Aware Wire Perturbation for Double Patterning Technology Szu-Yu Chen, Yao-Wen Chang ICCAD 2010.
Wen-Hao Liu1, Yih-Lang Li, and Cheng-Kok Koh Department of Computer Science, National Chiao-Tung University School of Electrical and Computer Engineering,
A Size Scaling Approach for Mixed-size Placement Kalliopi Tsota, Cheng-Kok Koh, Venkataramanan Balakrishnan School of Electrical and Computer Engineering.
Optimal Testing of Digital Microfluidic Biochips: A Multiple Traveling Salesman Problem R. Garfinkel 1, I.I. Măndoiu 2, B. Paşaniuc 2 and A. Zelikovsky.
Modeling Rich Vehicle Routing Problems TIEJ601 Postgraduate Seminar Tuukka Puranen October 19 th 2009.
Coupling-Aware Length-Ratio- Matching Routing for Capacitor Arrays in Analog Integrated Circuits Kuan-Hsien Ho, Hung-Chih Ou, Yao-Wen Chang and Hui-Fang.
Droplet-Aware Module-Based Synthesis for Fault-Tolerant Digital Microfluidic Biochips Elena Maftei, Paul Pop, and Jan Madsen Technical University of Denmark.
An Optimal Algorithm of Adjustable Delay Buffer Insertion for Solving Clock Skew Variation Problem Juyeon Kim, Deokjin Joo, Taehan Kim DAC’13.
MCFRoute: A Detailed Router Based on Multi- Commodity Flow Method Xiaotao Jia, Yici Cai, Qiang Zhou, Gang Chen, Zhuoyuan Li, Zuowei Li.
38 th Design Automation Conference, Las Vegas, June 19, 2001 Creating and Exploiting Flexibility in Steiner Trees Elaheh Bozorgzadeh, Ryan Kastner, Majid.
Math443/543 Mathematical Modeling and Optimization
NCKU CSIE EDALAB 何宗易 Tsung-Yi Ho Department of Computer Science and Information Engineering National Cheng Kung University.
Tracking Moving Objects in Anonymized Trajectories Nikolay Vyahhi 1, Spiridon Bakiras 2, Panos Kalnis 3, and Gabriel Ghinita 3 1 St. Petersburg State University.
Triple Patterning Aware Detailed Placement With Constrained Pattern Assignment Haitong Tian, Yuelin Du, Hongbo Zhang, Zigang Xiao, Martin D.F. Wong.
Tabu Search-Based Synthesis of Dynamically Reconfigurable Digital Microfluidic Biochips Elena Maftei, Paul Pop, Jan Madsen Technical University of Denmark.
MGR: Multi-Level Global Router Yue Xu and Chris Chu Department of Electrical and Computer Engineering Iowa State University ICCAD
A Topology-based ECO Routing Methodology for Mask Cost Minimization Po-Hsun Wu, Shang-Ya Bai, and Tsung-Yi Ho Department of Computer Science and Information.
Area-I/O Flip-Chip Routing for Chip-Package Co-Design Progress Report 方家偉、張耀文、何冠賢 The Electronic Design Automation Laboratory Graduate Institute of Electronics.
High-Performance Packet Classification on GPU Author: Shijie Zhou, Shreyas G. Singapura and Viktor K. Prasanna Publisher: HPEC 2014 Presenter: Gang Chi.
Escape Routing For Dense Pin Clusters In Integrated Circuits Mustafa Ozdal, Design Automation Conference, 2007 Mustafa Ozdal, IEEE Trans. on CAD, 2009.
NCKU CSIE EDALAB Department of Computer Science and Information Engineering National Cheng Kung University Tainan, Taiwan Tsung-Wei.
CAFE router: A Fast Connectivity Aware Multiple Nets Routing Algorithm for Routing Grid with Obstacles Y. Kohira and A. Takahashi School of Computer Science.
TSV-Aware Analytical Placement for 3D IC Designs Meng-Kai Hsu, Yao-Wen Chang, and Valerity Balabanov GIEE and EE department of NTU DAC 2011.
1 Global Routing Method for 2-Layer Ball Grid Array Packages Yukiko Kubo*, Atsushi Takahashi** * The University of Kitakyushu ** Tokyo Institute of Technology.
Wen-Hao Liu 1, Yih-Lang Li 1, and Kai-Yuan Chao 2 1 Department of Computer Science, National Chiao-Tung University, Hsin-Chu, Taiwan 2 Intel Architecture.
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 5: Global Routing © KLMH Lienig 1 EECS 527 Paper Presentation High-Performance.
New Modeling Techniques for the Global Routing Problem Anthony Vannelli Department of Electrical and Computer Engineering University of Waterloo Waterloo,
1 CS612 Algorithms for Electronic Design Automation CS 612 – Lecture 8 Lecture 8 Network Flow Based Modeling Mustafa Ozdal Computer Engineering Department,
Thermal-aware Steiner Routing for 3D Stacked ICs M. Pathak and S.K. Lim Georgia Institute of Technology ICCAD 07.
Bus-Pin-Aware Bus-Driven Floorplanning B. Wu and T. Ho Department of Computer Science and Information Engineering NCKU GLSVLSI 2010.
The Fast Optimal Voltage Partitioning Algorithm For Peak Power Density Minimization Jia Wang, Shiyan Hu Department of Electrical and Computer Engineering.
Ping-Hung Yuh, Chia-Lin Yang, and Yao-Wen Chang
SVM-Based Routability-Driven Chip-Level Design for Voltage-Aware Pin-Constraint EWOD Chips Qin Wang 1, Weiran He, Hailong Yao 1, Tsung-Yi Ho 2, Yici Cai.
Tao Lin Chris Chu TPL-Aware Displacement- driven Detailed Placement Refinement with Coloring Constraints ISPD ‘15.
ILP-Based Pin-Count Aware Design Methodology for Microfluidic Biochips Chiung-Yu Lin and Yao-Wen Chang Department of EE, NTU DAC 2009.
Exact routing for digital microfluidic biochips with temporary blockages OLIVER KESZOCZE ROBERT WILLE ROLF DRECHSLER ICCAD’14.
1. Placement of Digital Microfluidic Biochips Using the T-tree Formulation Ping-Hung Yuh 1, Chia-Lin Yang 1, and Yao-Wen Chang 2 1 Dept. of Computer Science.
Design of a High-Throughput Low-Power IS95 Viterbi Decoder Xun Liu Marios C. Papaefthymiou Advanced Computer Architecture Laboratory Electrical Engineering.
1 Efficient Obstacle-Avoiding Rectilinear Steiner Tree Construction Chung-Wei Lin, Szu-Yu Chen, Chi-Feng Li, Yao-Wen Chang, Chia-Lin Yang National Taiwan.
A SAT-Based Routing Algorithm for Cross-Referencing Biochips Ping-Hung Yuh 1, Cliff Chiung-Yu Lin 2, Tsung- Wei Huang 3, Tsung-Yi Ho 3, Chia-Lin Yang 4,
A Negotiated Congestion based Router for Simultaneous Escape Routing Q.Ma, T.Yan and Martin D.F. Wong Department of Electrical and Computer Engineering.
1 A Min-Cost Flow Based Detailed Router for FPGAs Seokjin Lee *, Yongseok Cheon *, D. F. Wong + * The University of Texas at Austin + University of Illinois.
PARR:Pin Access Planning and Regular Routing for Self-Aligned Double Patterning XIAOQING XU BEI YU JHIH-RONG GAO CHE-LUN HSU DAVID Z. PAN DAC’15.
Timing-Driven Routing for FPGAs Based on Lagrangian Relaxation
Reliability-Oriented Broadcast Electrode- Addressing for Pin-Constrained Digital Microfluidic Biochips Department of Computer Science and Information Engineering.
Non-stitch Triple Patterning- Aware Routing Based on Conflict Graph Pre-coloring Po-Ya Hsu Yao-Wen Chang.
Simultaneous Analog Placement and Routing with Current Flow and Current Density Considerations H.C. Ou, H.C.C. Chien and Y.W. Chang Electronics Engineering,
ILP-Based Inter-Die Routing for 3D ICs Chia-Jen Chang, Pao-Jen Huang, Tai-Chen Chen, and Chien-Nan Jimmy Liu Department of Electrical Engineering, National.
Fast Online Synthesis of Generally Programmable Digital Microfluidic Biochips Dan Grissom and Philip Brisk University of California, Riverside CODES+ISSS.
NCKU CSIE EDALAB Tsung-Wei Huang and Tsung-Yi Ho Department of Computer Science and Information Engineering National Cheng.
Routability-driven Floorplanning With Buffer Planning Chiu Wing Sham Evangeline F. Y. Young Department of Computer Science & Engineering The Chinese University.
1 CS612 Algorithms for Electronic Design Automation CS 612 – Lecture 8 Lecture 8 Network Flow Based Modeling Mustafa Ozdal Computer Engineering Department,
Wajid Minhass, Paul Pop, Jan Madsen Technical University of Denmark
Memory-Efficient and Scalable Virtual Routers Using FPGA Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan,
System in Package and Chip-Package-Board Co-Design
ILP-Based Synthesis for Sample Preparation Applications on Digital Microfluidic Biochips ABHIMANYU YADAV, TRUNG ANH DINH, DAIKI KITAGAWA AND SHIGERU YAMASHITA.
Onlinedeeneislam.blogspot.com1 Design and Analysis of Algorithms Slide # 1 Download From
Synthesis of Digital Microfluidic Biochips with Reconfigurable Operation Execution Elena Maftei Technical University of Denmark DTU Informatics
1 Double-Patterning Aware DSA Template Guided Cut Redistribution for Advanced 1-D Gridded Designs Zhi-Wen Lin and Yao-Wen Chang National Taiwan University.
1 Placement-Aware Architectural Synthesis of Digital Microfluidic Biochips using ILP Elena Maftei Institute of Informatics and Mathematical Modelling Technical.
Architecture Synthesis for Cost Constrained Fault Tolerant Biochips
Elena Maftei Technical University of Denmark DTU Informatics
2 University of California, Los Angeles
A Small and Fast IP Forwarding Table Using Hashing
Communication Driven Remapping of Processing Element (PE) in Fault-tolerant NoC-based MPSoCs Chia-Ling Chen, Yen-Hao Chen and TingTing Hwang Department.
2019/9/14 The Deep Learning Vision for Heterogeneous Network Traffic Control Proposal, Challenges, and Future Perspective Author: Nei Kato, Zubair Md.
Presentation transcript:

NCKU CSIE EDALAB Tsung-Wei Huang, Chun-Hsien Lin, and Tsung-Yi Ho Department of Computer Science and Information Engineering National Cheng Kung University Tainan, Taiwan ACM/IEEE International Conference on Computer Aided Design

NCKU CSIE EDALAB Outline Introduction Problem Formulation Algorithms Experimental Results Conclusion

NCKU CSIE EDALAB Digital MicroFluidic Biochip (DMFB) Side view Top view Droplet Bottom plate Top plate Ground electrode Control electrodes (cells) Hydrophobic insulation Droplet Spacing High voltage to generate an electric field The schematic view of a biochip (Duke Univ.) Reservoir/Dispensing port Droplets Control electrodes

NCKU CSIE EDALAB Routing Constraints ․ Fluidic constraint  For the correctness of droplet transportation  No unexpected mixing among droplets of different nets  Static and dynamic fluidic constraints ․ Timing constraint  Maximum transportation time of droplets Static fluidic constraint Minimum spacing Dynamic fluidic constraint X Y T

NCKU CSIE EDALAB Contamination problem Disjoint routes Routing with the wash droplet S1S1 S2S2 T1T1 T2T2 2D microfluidic array M d1d1 d2d2 d1d1 d2d2 d1d1 d2d2 Dispensing port Reservoir port W Routing Constraints ․ Contamination problem d1d1 d2d2 W (1) separately (2) simultaneously

NCKU CSIE EDALAB Outline Introduction Problem Formulation Algorithms Experimental Results Conclusion

NCKU CSIE EDALAB Droplet Routing on Digital Microfluidic Biochips (DMFBs) ․ Input: A netlist of n droplets D = {d 1, d 2,…, d n }, the locations of blockages, and the timing constraint T max minimizing the number of used cells and execution time ․ Objective: Route all droplets from their source cells to their target cells while minimizing the number of used cells and execution time for better fault tolerance and reliability ․ Constraint: Fluidic, timing and contamination constraints should be satisfied. 2D microfluidic array Droplets Target Fluidic constraint Timing constraint Contamination constraint

NCKU CSIE EDALAB Related Work Droplet Routing Algorithm Droplet routing in the synthesis of digital microfluidic biochips [Su et al, DATE’06] Modeling and controlling parallel tasks in droplet based microfluidic systems [K. F. B hringer, TCAD’06] A network-flow based routing algorithm for digital microfluidic biochips [Yuh et al, ICCAD’07] Integrated droplet routing in the synthesis of microfluidic biochips [T. Xu and K. Chakrabarty, DAC’07] A high-performance droplet routing algorithm for digital microfluidic biochips [Cho and Pan, ISPD’08] Contamination-Aware Droplet Routing Algorithm Cross-contamination avoidance for droplet routing in digital microfluidic biochips [Y. Zhao and K. Chakrabarty, DATE’09] Disjoint routes Wash operation insertion strategy o:

NCKU CSIE EDALAB DATE’09 Total execution time for bioassay Subproblem SP 1 Subproblem SP 2 Subproblem SP n Subproblem SP n-1 Execution time of bioassay (time cycle) Biological reaction order … I(1,2) I(2,3) I(n-1,n) SP 2 W2W2 SP 1 W1W1 W 1,2 W 2,3 W n-1,n SP n WnWn SP n-1 W n-1 … Sequencing relationship Wash operation between subproblems Subproblem of bioassay Wash operation within one subproblem

NCKU CSIE EDALAB Ours Total execution time for bioassay Subproblem SP 1 Subproblem SP 2 Subproblem SP n Subproblem SP n-1 Execution time of bioassay (time cycle) Biological reaction order I(1,2) SP 1 W1W1 W 1,2 … I(2,3) I(n-1,n) SP 2 W2W2 W 2,3 W n-1,n SP n WnWn SP n-1 W n-1 … Sequencing relationship Wash operation between subproblems Subproblem of bioassay Wash operation within one subproblem SP 1 W 1,2 W1W1 SP 2 W 2,3 W2W2 SP n-1 W n-1,n W n-1 Reduced time Total execution time for bioassay

NCKU CSIE EDALAB Outline Introduction Problem Formulation Algorithms Experimental Results Conclusion Preprocessing Stage Intra-Contamination Aware Routing Stage Intra-Contamination Aware Routing Stage Inter-Contamination Aware Routing Stage Inter-Contamination Aware Routing Stage

NCKU CSIE EDALAB Preprocessing Stage ․ Preferred routing tracks construction  Reduce the design complexity for droplet routing  Minimize the used cells for better fault-tolerance  Increase the routability by concession control ․ Routing priority calculation  Routing-resource-based equation that considers the interference between droplets inside the routing region globally  Increase the routability for droplet routing

NCKU CSIE EDALAB Preprocessing Stage S1S1 S2S2 T1T1 T3T3 T2T2 d3d3 d1d1 d2d2 ․ Example Moving vector analysis Routing tracks construction

NCKU CSIE EDALAB Preprocessing Stage S1S1 S2S2 T1T1 T3T3 T2T2 Res 1 eq =((16+0)-(2+3))/16 = 11/16 Res 2 eq =((15+3)-(0))/18 = 1 Res 3 eq =((18+10)-(2+3))/28 =23/28 Route d 2 to the A-cell of T 2 by min-cost path d1d1 S3S3 Concession Control d2d2 d3d3 Res 3 eq =((18+10)-(2+6))/28 =20/28 Res 1 eq =((16+0)-(2))/16 = 14/16 ․ Example Moving vector analysis Routing tracks construction Routing priority calculation Minimum cost path

NCKU CSIE EDALAB Intra-Contamination Aware Routing Stage ․ Routing path modification by k-shortest path  Minimize the intra-contaminated spots while modifying the routing path slightly ․ Routing compaction by dynamic programming  Minimize the completion time for bioassays (a series 2D routing path to 3D routing path) ․ Minimum cost circulation flow technique  Schedule the wash operation for wash droplets  Solve the intra-contaminated spots optimally under our flow construction

NCKU CSIE EDALAB Routing Path Modification by k-shortest Path ․ A k-shortest based algorithm  Modify the original routing path slightly  Minimize the contaminated spots S1S1 T1T1 S2S2 T2T2 S3S3 T3T3 Contaminated spots: 6 -> 6 -> 2 Original routing path Select a highly contaminated path Find the first shortest path Find the second shortest path Contamination spots Routing path SiSi Source location TiTi Target location

NCKU CSIE EDALAB Routing Compaction by Dynamic Programming ․ Major goals:  Transform the 2D routing into 3D routing considering the timing issue and maintain the original routing path  Estimate an initial timing slot of each contaminated spot ․ Optimal substructure  Optimally solution for a pair of droplets  Find the solution by dynamic programming incrementally

NCKU CSIE EDALAB ․ Illustration of dynamic programming  Decode the 2D routing path into the1D moving string (u, d, l, r) ․ Incremental compaction strategy P1P1 P2P2 P3P3 P4P4 P n-1 PnPn compaction compaction compaction … compactioncompaction Routing Compaction by Dynamic Programming S1S1 T1T1 S2S2 T2T2 MS 1 : rrrrrr MS 2 : dddddrrrr dddddrrrr rXXXX rXXXXX56789 rXXXXXX6789 rXXXXXXX789 rXXXXXXXX89 rXXXXXXXXX9 Compaction d1d1 d2d2 d2d2 d2d2 d2d2 d2d2 d2d2 d2d2 d2d2 d2d2 d2d2 d1d1 d1d1 d1d1 d1d1 d1d1 d1d1 Used time = 9

NCKU CSIE EDALAB Minimum Cost Circulation Flow Technique ․ Introduction to minimum cost circulation (MCC) problem  A generalization of network flow problems  Constraints: Bounded constraint: - each flow arc has a lower bound and a upper bound Conservation constraint: - the net flow of each node is zero  Objective: Minimize the cost:

NCKU CSIE EDALAB Minimum Cost Circulation Flow Technique ․ Circulation flow formulation  Schedule an optimal solution for correct wash operation  Four main phases of formulation ․ Two basic assignments  Node capacity assignment  Edge cost assignment ․ Two construction rules  Timing-based transitive topology  Connection strategy between phaseswashdropletswastereservoir contaminated spots droplet source

NCKU CSIE EDALAB Minimum Cost Circulation Flow Technique ․ Assignment 1: Node capacity assignment  Guarantee that the contaminated spot should be cleaned by the wash droplets Node split ․ Assignment 2: Edge cost assignment  Minimize the used cells and routing time of wash droplets  The same routing cost model between two points node split into input node and output node V IO node v assign the 3-tuple (l, u, c) of this arc

NCKU CSIE EDALAB Minimum Cost Circulation Flow Technique ․ Construction rule 1: Timing-based transitive topology  Timing-based topology The timing slot of each contaminated spot can be estimate by dynamic programming Connect a early contaminated spot to a later one by the 3- tuple  Transitive closure Allows the multiple wash droplets to perform the wash operation, while satisfying the timing-based topology For any triple contaminated spot (v i, v k, v j ), if there are edges connect and, a transitive edge also connects by assigning the

NCKU CSIE EDALAB Minimum Cost Circulation Flow Technique ․ Illustration V I O V I O V I O V I O … Contaminated spots Assignment 1 Assignment 2 Timing-based topology Transitive closure Transitive edge

NCKU CSIE EDALAB Minimum Cost Circulation Flow Technique ․ Construction rule 2: connection between phases  Four major phases in the MCC formulation W3W3 W1W1 W2W2 W4W4 L = 0 U = 1 C = 0 L = 0 U = 1 C = min-cost path L = 0 U = ∞ C = min-cost path Source Sink... I O I O I O I O SourceWash dropletsContaminated spotsWaste reservoir

NCKU CSIE EDALAB Minimum Cost Circulation Flow Technique ․ Theorem 1: There exists a feasible solution under the two basic assignments and two flow construction rules  Proof The construction enhances at least one flow from the sink back to the source, meaning that one flow from the source to the wash droplet set. There also exists one possible path to travel all the contaminated node set (topology sorted order). STW Flow lower bound=1 C1C1 C2C2 CnCn Topology sorted order … At least one wash droplet Clean the contaminated spots

NCKU CSIE EDALAB Minimum Cost Circulation Flow Technique ․ Theorem 2: Under the proposed flow construction, we can adopt the MCC algorithm to schedule correct and optimal wash operations  Proof Theorem 1 shows there is a feasible solution, that is, the contaminated spots are correctly cleaned by the wash droplets. The MCC algorithm will obtain a feasible flow with minimum cost that represents the optimal scheduling of wash operations.

NCKU CSIE EDALAB Inter-Contamination Aware routing Stage ․ Look-Ahead routing scheme  Contaminated spots also occur between subproblems  Predicting the inter-contaminations for the next subproblem and clean the intra- and inter-contaminations simultaneously to reduce the completion time Inter-contamination Intra-contamination sisi s i+1 s i and s i+1

NCKU CSIE EDALAB Inter-Contamination Aware routing Stage ․ Travelling salesman problem optimization  Utilize the wash droplets while minimize the total used cells and completion time  Clean the set of non-washed look-ahead contaminated spots in the bounding box of node v i and v j ViVi VjVj (v i, v j ) is the edge of flow graph Consider the bounding box Inter- and Intra- contaminated spots Construction rule 1 TSP optimization Inter-contaminated spots Intra-contaminated spots

NCKU CSIE EDALAB Outline Introduction Problem Formulation Algorithms Experimental Results Conclusion

NCKU CSIE EDALAB Experimental Settings ․ Implement our algorithm in C++ language on a 2 GHz 64-bit Linux machine with 8GB memory ․ Comparison  Disjoint-route algorithm [Y. Zhao and K. Chakrabarty, DATE’09] ․ Tested on three benchmark suites  Benchmark [Su and Chakrabarty, DAC’05] CircuitSize#Sub#Net#D max #W in-vitro_116 x in-vitro_214 x protein_121 x protein_213 x Size: Size of the microfluidic array #Sub: Number of subproblems #Net: Total input nets #D max : Maximum number of droplets with one subproblem #W: Number of wash droplets

NCKU CSIE EDALAB Bioassay Ours (non k-SP)Ours (k-SP) #C intra #UCT exe CPU#C intra #UCT exe CPU in-vitro_ in-vitro_ protein_ protein_ Total #C intra : The number of intra-contaminations CPU: The CPU time (sec) T exe : The execution time for the bioassays Bioassay ContaminationsOurs (non look-ahead)Ours (look-ahead) #C intra #C inter #C intra #UCT exe CPU#UCT exe CPU in-vitro_ in-vitro_ protein_ protein_ Total #UC: The number of used cells for routing #C intra : The number of intra-contaminations #C iinter : The number of inter-contaminations CPU: The CPU time (sec) #UC: The number of used cells for routing T exe : The execution time for the bioassays 7.54% 12.91% 10.57%9.19% 47.84%

NCKU CSIE EDALAB Circuit Disjoint route (Y. Zhao and K. Chakrabarty)Ours (k-SP + look-ahead) #CS#UCT exe CPU#CS#UCT exe CPU in-vitro_ in-vitro_ protein_ protein_ Total #C intra : The number of intra-contaminations CPU: The CPU time (sec) #UC: The number of used cells for routing T exe : The execution time for the bioassays 27.88%12.20%

NCKU CSIE EDALAB Outline Introduction Problem Formulation Algorithms Experimental Results Conclusion

NCKU CSIE EDALAB Conclusion ․ We proposed a contamination aware droplet router for DMFBs ․ We can optimally solve the wash droplets routing for the intra-contamination problem ․ Furthermore, the experimental results shown that our algorithm can achieve better timing result (T exe ) and fault tolerance (#UC) compared with the best known results

NCKU CSIE EDALAB