Copyright  2005 SRC Computers, Inc. ALL RIGHTS RESERVED www.srccomputers.com Overview.

Slides:



Advertisements
Similar presentations
The University of Adelaide, School of Computer Science
Advertisements

Graduate Computer Architecture I Lecture 15: Intro to Reconfigurable Devices.
ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.
An Overview of Myrinet By: Ralph Zajac. What is Myrinet? n LAN designed for clusters n Based on USCD’s ATOMIC LAN n Has many characteristics of MPP message-passing.
©Brooks/Cole, 2003 Chapter 5 Computer Organization.
Programmable logic and FPGA
I/O Subsystem Organization and Interfacing Cs 147 Peter Nguyen
IBM RS/6000 SP POWER3 SMP Jari Jokinen Pekka Laurila.
IT Systems Memory EN230-1 Justin Champion C208 –
ECE 331 – Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #16) The slides included herein were taken.
Chapter 6 Memory and Programmable Logic Devices
Chapter 5 Computer Organization ( 計算機組織 ). Distinguish between the three components of a computer hardware. List the functionality of each component.
This Thursday, Oct. 25 th 1-1:50pm: Exam in DUANE G140 Covers lectures and labs (except today’s lecture on microcontrollers) You may bring handwritten.
Defense and Space Electronics SystemsConfidential and Proprietary Honeywell Wednesday (04/09) Evening Page 1 Honeywell Proprietary Multi Processor Board.
Advantages of Reconfigurable System Architectures
บทนำสู่คอมพิวเตอร์. Outline Computer Concepts Computer Components Software OS How to write a program? Program development.
Computer Architecture and Organization
Department of Computer and Information Science, School of Science, IUPUI Dale Roberts, Lecturer Computer Science, IUPUI CSCI.
1 Lecture 7: Part 2: Message Passing Multicomputers (Distributed Memory Machines)
Computer Organization Computer Organization & Assembly Language: Module 2.
Computers Central Processor Unit. Basic Computer System MAIN MEMORY ALUCNTL..... BUS CONTROLLER Processor I/O moduleInterconnections BUS Memory.
Overview Introduction The Level of Abstraction Organization & Architecture Structure & Function Why study computer organization?
Inside the Computer Ms. Rocío Acevedo September 2006.
SLAAC SV2 Briefing SLAAC Retreat, May 2001 Heber, UT Brian Schott USC Information Sciences Institute.
Architecture Examples And Hierarchy Samuel Njoroge.
RiceNIC: A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Dr. Scott Rixner Rice Computer Architecture:
Research on Reconfigurable Computing Using Impulse C Carmen Li Shen Mentor: Dr. Russell Duren February 1, 2008.
Efficient Implementation of a String Matching Algorithm for SRC and Cray Reconfigurable Computers Esam El-Araby 1, Mohamed Taher 1, Tarek El-Ghazawi 1,
HPEC 2004 Copyright © 2004 SRC Computers, Inc.ALL RIGHTS RESERVED. A Program Transformation Approach to High Performance Embedded Computing using the SRC.
Frank Casilio Computer Engineering May 15, 1997 Multithreaded Processors.
J. Christiansen, CERN - EP/MIC
Implementation of Image Processing Kernels on SRC and SGI Reconfigurable Computers Esam El-Araby 1, Mohamed Taher 1, Tarek El-Ghazawi 1, and Kris Gaj 2.
IT Groundwork ICS3UC - Unit 1 Hardware. Overview of Computer System.
Parallel Programming on the SGI Origin2000 With thanks to Igor Zacharov / Benoit Marchand, SGI Taub Computer Center Technion Moshe Goldberg,
Jacquard: Architecture and Application Performance Overview NERSC Users’ Group October 2005.
School of Computer Science & Information Technology G6DICP Introduction to Computer Programming Milena Radenkovic.
Computer Organization & Assembly Language © by DR. M. Amer.
SkauConfidential and Proprietary Honeywell Page 1 Algorithm Flow: GMTI ECCM Beamforming (Jammer Nulling) 3.4 GOPS Adaptive Weights 0.12 GOPS Matrix Formation.
1 - CPRE 583 (Reconfigurable Computing): Reconfigurable Computing Architectures Iowa State University (Ames) Reconfigurable Architectures Forces that drive.
Algorithm and Programming Considerations for Embedded Reconfigurable Computers Russell Duren, Associate Professor Engineering And Computer Science Baylor.
Computer Architecture Lecture 32 Fasih ur Rehman.
Computer Organization. The digital computer is a digital system that performs various computational tasks Digital computer use binary number system which.
Computer Organization and Assembly Languages 2007/11/10
Multilevel Caches Microprocessors are getting faster and including a small high speed cache on the same chip.
A Programmable Single Chip Digital Signal Processing Engine MAPLD 2005 Paul Chiang, MathStar Inc. Pius Ng, Apache Design Solutions.
Basic Logic Functions Chapter 2 Subject: Digital System Year: 2009.
Overview von Neumann Architecture Computer component Computer function
Week1: Introduction to Computer Networks. Copyright © 2012 Cengage Learning. All rights reserved.2 Objectives 2 Describe basic computer components and.
Logic and Computer Design Fundamentals, Fifth Edition Mano | Kime | Martin Copyright ©2016, 2008, 2004 by Pearson Education, Inc. All rights reserved.
Adapted from Computer Organization and Design, Patterson & Hennessy, UCB ECE232: Hardware Organization and Design Part 14: Memory Hierarchy Chapter 5 (4.
How does a Computer Add ? Logic Gates within chips: AND Gate A B Output OR Gate A B Output A B A B
Copyright  2004 SRC Computers, Inc. ALL RIGHTS RESERVED Application Development on the SRC Computers, Inc. Systems Jeff Hammes
Lesson No: 2 Introduction to Computer & Microprocessor CHBT- 01 Basic Micro process & Computer Operation.
Overview of microcomputer structure and operation
1 The user’s view  A user is a person employing the computer to do useful work  Examples of useful work include spreadsheets word processing developing.
Introduction to Programming. Key terms  CPU  I/O Devices  Main memory  Secondary memory  Operating system  User interface  Application  GUI 
Chapter 3 Getting Started. Copyright © 2005 Pearson Addison-Wesley. All rights reserved. Objectives To give an overview of the structure of a contemporary.
1 بسم الله الرحمن الرحيم MEMORY AND I/O. Introduction to 8086 Microprocessor 8086 Pin Configuration Pin Configuration 8086 Architecture & Modes 2.
Introduction to Computers - Hardware
What Computers Can and Cannot Do
Input/Output.
CS703 - Advanced Operating Systems
Computers © 2005 Prentice-Hall, Inc. Slide 1.
Computer Hardware Introduction.
RECONFIGURABLE PROCESSING AND AVIONICS SYSTEMS
Computer Organization
MICROPROCESSOR MEMORY ORGANIZATION
Junior High Media Studies
Programmable Logic- How do they do that?
ADSP 21065L.
Presentation transcript:

Copyright  2005 SRC Computers, Inc. ALL RIGHTS RESERVED Overview

Copyright  2005 SRC Computers, Inc. ALL RIGHTS RESERVED Sustained Payload Bandwidths SRC-6 SRC-7  P to Hi-Bar ® Hi-Bar ® Switch (per Input or Output port) MAP Main I/O MAP User Logic OBM MAP GPIO 3600 MB/s MB/s MB/s MB/s 157% 414% 115% 275%

Copyright  2005 SRC Computers, Inc. ALL RIGHTS RESERVED MAP ® Series H Floating Point Variant Ten Banks On-Board Memory (80 MB SRAM) 4.2 GB/s GPIO 10.3 GB/s Controller User Logic 1 30 Mgates User Logic 2 FP 14.4 GB/s sustained payload (7.2 GB/s per pair) MAP SDRAM 1 GB SDRAM 1 GB 4.2 GB/s 24 GB/s (2.4 x 10) 16 GB/s Field Programmable Floating Point Device Hard floating point units with field programmable interconnect >50 DPFP mults and adders per chip –>30 Gflops >100 SPFP mults and adders per chip –>60 Gflops Each FP unit also performs 53 or 24 bit integer ops with 106 or 48 bit results Selectable 150 MHz or 300 MHz operation First Ever! Reconfigurable Floating Point BLOCKS!

Copyright  2005 SRC Computers, Inc. ALL RIGHTS RESERVED High Bandwidth Disk Sustained disk bandwidth equal to Hi-Bar port Up to 32 Tbytes with 10K random IOPs per assembly Accessible directly from MAP through the systems 64 bit virtual address space Controller will contain Complex DMA capability (scatter/gather, array merge, etc) HB Disk 3.6 GB/s sustained payload per port Controller Disk... DiskDisk

Copyright  2005 SRC Computers, Inc. ALL RIGHTS RESERVED GB/s 2048 MB 75 /us 24 GB/s 80 MB 64 Mgates 10.3 GB/s 40 GF SRC-7 Series H FP Variant MAP Capacity Summary Total Local Memory 1/Mult-Add Loop Carried Scalar Dependency User Logic OBM SRAM BW OBM SRAM Size 60 Mgates User Logic Mgates Sustained GPIO Payload BW DPFP Perf 2.4 GB/s 6.4 Gbytes/s 28 MB 5 /us 4.8 GB/s 28 MB 9.6 GF SRC-6 Series E Sustained Interface Payload BW

Copyright  2005 SRC Computers, Inc. ALL RIGHTS RESERVED SRC-7 Check List Highest Gate Count  High Bandwidth Interconnect Standard Linux OS Standard (ANSI) High Level Language Programming Full Program Debug Environment Reconfigurable Floating Point Blocks Tightly Integrated Programming Environment High BW Mass Storage Accessible by ALL Processors        No Hardware Design Knowledge Required 