24/03/2010 TDAQ WG - CERN 1 LKr L0 trigger status report V. Bonaiuto, G. Carboni, L. Cesaroni, A. Fucci, G. Paoluzzi, A. Salamon, G. Salina, E. Santovetti,

Slides:



Advertisements
Similar presentations
GlueX Collaboration Meeting June 3-5, GeV Trigger Electronics R. Chris Cuevas 1.Hardware Status  Production Updates 2.DAq and Trigger Testing 
Advertisements

Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
A Gigabit Ethernet Link Source Card Robert E. Blair, John W. Dawson, Gary Drake, David J. Francis*, William N. Haberichter, James L. Schlereth Argonne.
The LAr ROD Project and Online Activities Arno Straessner and Alain, Daniel, Annie, Manuel, Imma, Eric, Jean-Pierre,... Journée de réflexion du DPNC Centre.
Programmable logic devices / tools Programmable logic devices are digital logic devices, providing combinatorial logic (gates, look-up tables) and flip-flops.
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
Detector Array Controller Based on First Light First Light PICNIC Array Mux PICNIC Array Mux Image of ESO Messenger Front Page M.Meyer June 05 NGC High.
1 Tell10 Guido Haefeli, Lausanne Electronics upgrade meeting 10.February 2011.
LKr readout: present and future R. Fantechi 30/8/2012.
Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.
C-Card and MMFE using the BNL Peak Finding ASIC (VMM1) Ken Johns, Joel Steinberg, Jason Veatch, Venkat Kaushik (U. Arizona)
Fabrication & Assembly of Opto-Rx12 Modules for CMS- Preshower S. K. Lalwani Electronics Division Bhabha Atomic Research Centre Mumbai –
Status of the digital readout electronics Mauro Raggi and F. Gonnella LNF Photon Veto WG CERN 13/12/2011.
K. Honscheid RT-2003 The BTeV Data Acquisition System RT-2003 May 22, 2002 Klaus Honscheid, OSU  The BTeV Challenge  The Project  Readout and Controls.
Proposal of new electronics integrated on the flanges for LAr TPC S. Cento, G. Meng CERN June 2014.
1 L0 Calorimeter Trigger LHCb Bologna CSN1 Assisi, 22/9/04 U. Marconi INFN Sezione di Bologna.
TRIGGER-LESS AND RECONFIGURABLE DATA ACQUISITION SYSTEM FOR POSITRON EMISSION TOMOGRAPHY Grzegorz Korcyl 2013.
Tuesday September Cambridge1 GDCC “next replacement of the LDA” Franck GASTALDI.
Stefano russo Universita’ di Napoli Federico II & INFN Km3Net meeting Pylos 16–19/4/2007 The NEMO DAQ electronics: Actual characteristics and new features.
LKr Calorimeter Control and monitoring R. Fantechi 19/02/2010 R. Fantechi.
1 “Fast FPGA-based trigger and data acquisition system for the CERN experiment NA62: architecture and algorithms” Authors G. Collazuol(a), S. Galeotti(b),
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
TELL1 The DAQ interface board for LHCb experiment Gong guanghua, Gong hui, Hou lei DEP, Tsinghua Univ. Guido Haefeli EPFL, Lausanne Real Time ,
11th March 2008AIDA FEE Report1 AIDA Front end electronics Report February 2008.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
Dec. 19, 2006TELL1 commissioning for Calorimeters 1 TELL1 commissioning for calorimeters ■ Reminder ■ TELL1 status ■ ECS for TELL1- PVSS panels ■ Firmware.
Global Trigger H. Bergauer, Ch. Deldicque, J. Erö, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H.
1 VeLo L1 Read Out Guido Haefeli VeLo Comprehensive Review 27/28 January 2003.
The L0 Calorimeter Trigger U. Marconi On behalf of the Bologna Group CSN1, Catania 16/9/02.
Status of NA62 straw electronics Webs Covers Services Readout.
LKR Working group Introduction R. Fantechi October 27 th, 2009.
FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)
01/04/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
TEL62 status and plans Elena Pedreschi INFN-Pisa Thursday 08 September 2011 TDAQ WG Meeting at Mainz University.
KLM Trigger Status Barrel KLM RPC Front-End Brandon Kunkler, Gerard Visser Belle II Trigger and Data Acquistion Workshop January 17, 2012.
SRS Activities at IFIN-HH: VMM2 Hybrid, FECv6 Firmware, High- Density Optical ATCA-SRS Mezzanine Sorin Martoiu, Michele Renda, Paul Vartolomei (IFIN-HH.
1 Calorimeters LED control LHCb CALO meeting Anatoli Konoplyannikov /ITEP/ Status of the calorimeters LV power supply and ECS control Status of.
Peter LICHARD CERN (NA62)1 NA62 Straw tracker electronics Study of different readout schemes Readout electronics frontend backend Plans.
LKr readout and trigger R. Fantechi 3/2/2010. The CARE structure.
HPS TDAQ Review Sergey Boyarinov, Ben Raydo JLAB June 18, 2014.
Standard electronics for CLIC module. Sébastien Vilalte CTC
TDAQ news and miscellaneous reports M. Sozzi NA62 TDAQ WG meeting CERN – 13/7/2011.
09/09/2010 TDAQ WG - Louvain 1 LKr L0 trigger status report V. Bonaiuto, A. Fucci, G. Paoluzzi, A. Salamon, G. Salina, E. Santovetti, F. Sargeni, F. Scarfi’
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
SVD DAQ Status Koji Hara (KEK) 2012/7/19 DAQ workshop1.
August 24, 2011IDAP Kick-off meeting - TileCal ATLAS TileCal Upgrade LHC and ATLAS current status LHC designed for cm -2 s 7+7 TeV Limited to.
Sumary of the LKr WG R. Fantechi 31/8/2012. SLM readout restart First goal – Test the same configuration as in 2010 (rack TS) – All old power supplies.
DAQ Selection Discussion DAQ Subgroup Phone Conference Christopher Crawford
Vladimir Zhulanov for BelleII ECL group Budker INP, Novosibirsk INSTR2014, Novosibirsk 2014/02/28 1.
ROD Activities at Dresden Andreas Glatte, Andreas Meyer, Andy Kielburg-Jeka, Arno Straessner LAr Electronics Upgrade Meeting – LAr Week September 2009.
J.Maalmi, D.Breton – SuperB Workshop – Frascati – September 2010 Electronics for the two-bar test. D.Breton & J.Maalmi (LAL Orsay)
29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
The LHCb Calorimeter Triggers LAL Orsay and INFN Bologna.
LHCb Outer Tracker Upgrade Actel FPGA based Architecture 117 januari 2013 Outline ◦ Front end box Architecture ◦ Actel TDC ◦ Data GBT interface ◦ Data.
Grzegorz Kasprowicz1 Level 1 trigger sorter implemented in hardware.
K + → p + nn The NA62 liquid krypton electromagnetic calorimeter Level 0 trigger V. Bonaiuto (a), A. Fucci (b), G. Paoluzzi (b), A. Salamon (b), G. Salina.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
A. Salamon - TDAQ WG Pisa 27/03/ Lkr/L0 Trigger V. Bonaiuto, N. De Simone, L. Federici, A. Fucci, G. Paoluzzi, A. Salamon, G. Salina, E. Santovetti,
Fig 23 LKr calorimeter 864 super- cells sums trigger sums L0 LKr
Sector logic firmware and G-link Merger board designs
PSD Front-End-Electronics A.Ivashkin, V.Marin (INR, Moscow)
CMS SLHC Calorimeter Trigger Upgrade,
M. Sozzi NA62 TDAQ WG meeting CERN – 20/10/2010
Front-end digital Status
VELO readout On detector electronics Off detector electronics to DAQ
Riunione con i Referee INFN - FIrenze
LHCb Trigger, Online and related Electronics
PID meeting Mechanical implementation Electronics architecture
SVT detector electronics
The LHCb Front-end Electronics System Status and Future Development
Presentation transcript:

24/03/2010 TDAQ WG - CERN 1 LKr L0 trigger status report V. Bonaiuto, G. Carboni, L. Cesaroni, A. Fucci, G. Paoluzzi, A. Salamon, G. Salina, E. Santovetti, F. Sargeni

24/03/2010 TDAQ WG - CERN 2 L0 LKr trigger Use analog sums (2x8 cells) and all the cables already existing New pixel based trigger processor Low granularity readout independent from the full granularity readout Fast readout for software triggers read-out boards 13k analog channels analog sums LKr calorimeter DAQ 864 analog channels L0 LKr trigger read-out after L0 L0TS

24/03/2010 TDAQ WG - CERN 3 L0 Lkr trigger: architecture Concentrator TELL1: merging, sorting 8 Front-End TELL1 Front-End TELL1: pulse reconstruction (time, position and energy)‏ 32 analog channels (1 channel = 2x8 liquid krypton cells analog sum)‏ 1 analog sum (supercell) = 2x8 channels 28 FE TELL1s, 7 concentrator TELL1s, 32 supercells per TELL1

24/03/2010 TDAQ WG - CERN 4 FE boards: pulse reconstr (time, position, energy) ‏ L0 LKr Trigger: architecture Three new mezzanines: –FE + ADC mezzanine –TX mezzanine (custom link for the trigger + ethernet for the readout) – being designed –RX mezzanine (custom link for the trigger) – tested Two 9U crates! Depending on L0TS implementation a final TELL1 maybe will be needed channels for the readout  864 channels (2x8 pixel supercells) for the trigger! Concentrator boards: merging, sorting TELL1 28 boards L0TS FE+ADC M. 32 supercels TELL1 8 ch 7 boards 8 RX trig link 1-3 m copper 32 ch 2 Eth + 2 trig TX

24/03/2010 TDAQ WG - CERN 5 TELL1 NA62 RX mezzanine Four links per mezzanine, eight links per TELL1, 1-3 meters copper 6.4 Gbps 0.6 Gbps

24/03/2010 TDAQ WG - CERN 6 TELL1 NA62 RX mezzanine

24/03/2010 TDAQ WG - CERN 7 Test setup 2m copper cable RX mezzanine Development kit “Final” cable cut and rearranged to connect to the development kit

24/03/2010 TDAQ WG - CERN 8 Test setup Developed software and firmware to receive digital data on the TELL1 Control (enable, disable, ecc) the link and read data from the CCPC Pattern Generator -> National Semiconductors development board -> (2 meters) cable

24/03/2010 TDAQ WG - CERN 9 Test setup (2 meters) cable -> RX mezzanine -> PP0 FPGA on the TELL1 -> Logic Analyzer connector on the TELL1 -> Logic Analyzer

24/03/2010 TDAQ WG - CERN 10 Test result (PG/LA snapshot)‏

24/03/2010 TDAQ WG - CERN 11 Test result (PG/LA snapshot)‏

24/03/2010 TDAQ WG - CERN 12 Comment on cables 3M cable suggested by National Semiconductors At the moment for the test we bought the version of the cable assembly available on the market even if the connector is too big (few millimeters)‏ Got from 3M the quotation for a special version with a smaller connector (this new connector will not have the big screw of the existing ones, however is a standard 3M connector used in other cable assemblies)‏ Got from 3M 1 sample of the “final cable” (3 meters)‏ Minimum Order Quantity = 100 pcs of the same length

24/03/2010 TDAQ WG - CERN 13 ADC mezzanine test setup (on hold)‏

24/03/2010 TDAQ WG - CERN 14 ADC mezzanine test setup (on hold)‏ The technician working in our group (G. Paoluzzi) assembled the hardware for ADC tests Next step: simulated or measured data from the Arbitrary Waveform Generator -> received and digitized with the TELL1

24/03/2010 TDAQ WG - CERN 15 TELL1 components procurement Components for NA62 global TELL1 production (E. Santovetti) 100 CCPC + 80 RAM modules - 1 CCPC + 1 RAM: 300 CHF 320 TELL1 input connectors (4 per TELL1, 80 TELL1s) – 1 QSS FDA: 6.80 Euro 70 Intel 4-port Ethernet MAC (obsolete) + Marvell Ethernet transceiver (150 Euro) Material database on-line TELL1 test station A second TELL1 test station has been implemented to host the TELL1 boards for the production phase

24/03/2010 TDAQ WG - CERN 16 Requitements/caveat (TELL1++)‏ TELL1++: power consumption (and noise) should not increase – we will have 18 TELL1s per crate (like LHCb)‏ L0TS: L0 LKr output -> assuming a (very) conservative estimate for the output of 30 MHz hit x 64 bit word = 2 Gbps the L0TS must have an adequate input bandwidth for the L0 LKr (using a link at full bandwidth implies an increase in the average latency: OK for the readout but not for the trigger)‏ We are designing the TX (2 GBE + 2 trigger link) board After the TX board we will start the design of the interface with the Lkr readout system Requitements/caveat (TELL1++)‏ Requitements/caveat (Lkr interface)‏