Vertex Detector Options and R&D Requirements Upgrade DC Meeting December 11, 2002 Yuji Goto (RIKEN/RBRC) for the Silicon USG.

Slides:



Advertisements
Similar presentations
Hybrid pixel: pilot and bus K. Tanida (RIKEN) 06/09/03 Si upgrade workshop Outline Overview on ALICE pilot and bus Requirements Pilot options Bus options.
Advertisements

H1 SILICON DETECTORS PRESENT STATUS By Wolfgang Lange, DESY Zeuthen.
ESODAC Study for a new ESO Detector Array Controller.
Workshop on Silicon Detector Systems, April at GSI Darmstadt 1 STAR silicon tracking detectors SVT and SSD.
PHENIX Vertex Tracker Atsushi Taketani for PHENIX collaboration RIKEN Nishina Center RIKEN Brookhaven Research Center 1.Over view of Vertex detector 2.Physics.
The LHCb Inner Tracker LHCb: is a single-arm forward spectrometer dedicated to B-physics acceptance: (250)mrad: The Outer Tracker: covers the large.
1 CARRIER BUS LAYOUT(a) ± 193 mm ladder1ladder mm mm Pixel chip Michel Morel EP/ED 09/ x 425µ 256 x 50µ Decoupling capacitors
Silicon Stripixel Detector Junji Tojo RIKEN Vertex2005 Lake Chuzenji, Nikko, Japan November 7-11, 2005.
E.Kistenev, Forward Upgrade Meeting 08/18/04 Forward (Nose Cone) Calorimeter: Update 2.5 mm.
David L. Winter for the PHENIX Collaboration PHENIX Silicon Detector Upgrades RHIC & AGS Annual Users' Meeting Workshop 3 RHIC Future: New Physics Through.
SVX4 chip 4 SVX4 chips hybrid 4 chips hybridSilicon sensors Front side Back side Hybrid data with calibration charge injection for some channels IEEE Nuclear.
Bump Bonding and Thinning of Hybrid Pixel Detectors Kiyoshi Tanida (RIKEN) Johann M. Heuser (RIKEN) PHENIX upgrade workshop, Aug 2002 Contents Bump bonding.
1 Conceptual design adopts state-of-the-art silicon sensor techniques (compare ATLAS/CMS/ALICE inner tracker layers, BaBar tracking of B mesons). Design.
Electrical Integration WBS Eric J. Mannel Columbia University Electronics Project Engineer VTX and FVTX.
The ALICE Silicon Pixel Detector Gianfranco Segato Dipartimento di Fisica Università di Padova and INFN for the ALICE Collaboration A barrel of two layers.
PHENIX Silicon Pixel Detector Construction, Operation, and the first Results Atsushi Taketani RIKEN Nishina center RIKEN Brookhaven Research Center Outline.
Gerd J. Kunde - LANL1 The FVTX Technology  Outline Overall Picture Silicon Detector –Geometry, Layout, Process Readout Chip –FNAL Chips, New Chip PHX.
ALICE Rad.Tolerant Electronics, 30 Aug 2004Børge Svane Nielsen, NBI1 FMD – Forward Multiplicity Detector ALICE Meeting on Rad. Tolerant Electronics CERN,
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
High-resolution, fast and radiation-hard silicon tracking station CBM collaboration meeting March 2005 STS working group.
Pixel hybrid status & issues Outline Pixel hybrid overview ALICE1 readout chip Readout options at PHENIX Other issues Plans and activities K. Tanida (RIKEN)
Frontend of PHENIX Si pixel K. Tanida (RIKEN) FEM/DAQ meeting for PHENIX upgrade (10/24/02) Outline Overview of PHENIX Si pixel detector ALICE1 chip readout.
June 3, 2005H Themann SUSB Physics & Astronomy 1 Phenix Silicon Pixel FEM S. Abeytunge C. Pancake E. Shafto H. Themann.
Silicon Vertex Tracker (VTX) for PHENIX Experiment at RHIC Y. Akiba (RIKEN) for PHENIX collaboration Detector Advisory Committee Meeting November 22, 2003.
Leo Greiner IPHC DAQ Readout for the PIXEL detector for the Heavy Flavor Tracker upgrade at STAR.
Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.
Installation and operation of the LHCb Silicon Tracker detector Daniel Esperante (Universidade de Santiago de Compostela) on behalf of the Silicon Tracker.
Muon trigger upgrades, missing since not aimed towards DOE funding PHENIX upgrades: view presented to DOE R&D $3.5M Construction $16.6M Au-Au p-p 200 Si-Si.
The ALICE Forward Multiplicity Detector Kristján Gulbrandsen Niels Bohr Institute for the ALICE Collaboration.
ASIC R&D at Fermilab R. Yarema October 30, Long Range Planning Committee2 ASICs are Critical to Most Detector Systems SVX4 – CDF & DO VLPC readout.
Beam Tests of 3D Vertically Interconnected Prototypes Matthew Jones (Purdue University) Grzegorz Deptuch, Scott Holm, Ryan Rivera, Lorenzo Uplegger (FNAL)
A Silicon vertex tracker prototype for CBM Material for the FP6 Design application.
Strasbourg, France, 17 December, 2004, seminairGrzegorz DEPTUCH  MAPS technology decoupled charge sensing and signal transfer (improved radiation.
FPCCD VTX Overview Yasuhiro Sugimoto KEK Tokubetsu-Suisin annual meeting 11.
Swadhin Taneja Stony Brook University On behalf of Vertex detector team at PHENIX Collaboration 112/2/2015S. Taneja -- DNP Conference, Santa Fe Nov 1-6.
PHENIX Silicon Vertex Tracker. Mechanical Requirements Stability requirement, short and long25 µm Low radiation length
1 Silicon Vertex Detector at PHENIX Atsushi Taketani RIKEN / RBRC 1.Physics Goal 2.Detector Concept 3.Structure 4.Pixel detector 5.Strip detector 6.Summary.
The Mechanical Structure for the SVD Upgrade
CBM Silicon Tracking System. Microstrip Detector Module Assembly and Test V.M. Pugatch Kiev Institute for Nuclear Research GSI (CBM experiment), Darmstadt.
1 07/10/07 Forward Vertex Detector Technical Design – Electronics DAQ Readout electronics split into two parts – Near the detector (ROC) – Compresses and.
Sept. 7, 2004Silicon VTX Workshop - Brookhaven National Laboratory, Long Island, New York Prototype Design of the Front End Module (FEM) for the Silicon.
BTeV Hybrid Pixels David Christian Fermilab July 10, 2006.
Aug 2003 Craig Ogilvie 1 Landscape/Goals for R&D  Goal: Barrel+structure ready Summer/Fall 06 (run07)  Goal: Endcaps ready Summer/Fall 07 (run08)  RIKEN.
Solid State Detectors for Upgraded PHENIX Detector at RHIC.
11 June 2015 Thomas Bergauer (HEPHY Vienna) Belle II SVD beam Test SPS 2015 SPS users meeting.
HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.
STAR Pixel Detector readout prototyping status. LBNL-IPHC-06/ LG22 Talk Outline Quick review of requirements and system design Status at last meeting.
July 7, 2008SLAC Annual Program ReviewPage 1 Silicon Tracking / Silicon Readout R&D Richard Partridge SLAC / Brown.
HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.
Pixel Atsushi Taketani RIKEN RIKEN Brookhaven Research Center 1.Overview of Pixel subsystem 2.Test beam 3.Each Components 4.Schedule 5.Summary.
Silicon strip tests Silicon upgrade workshop in Nashville June 9, 2003 Yuji Goto (RIKEN/RBRC)
Status of Stripixel Sensor + SVX4 Test Junji Tojo RIKEN VTX Meeting June 1 st, 2004.
Upgrade PO M. Tyndel, MIWG Review plans p1 Nov 1 st, CERN Module integration Review – Decision process  Information will be gathered for each concept.
Silicon strip detector R&D issues –readout chip decision –interface with PHENIX –ladder Technical options –SVX4 or MVD-TGV+AMU/ADC recut –other sensors.
Rene BellwiedSTAR Tracking Upgrade Meeting, Boston, 07/10/06 1 ALICE Silicon Pixel Detector (SPD) Rene Bellwied, Wayne State University Layout, Mechanics.
RD program on hybrids & Interconnects Background & motivation At sLHC the luminosity will increase by a factor 10 The physics requirement on the tracker.
Upgrade with Silicon Vertex Tracker Rachid Nouicer Brookhaven National Laboratory (BNL) For the PHENIX Collaboration Stripixel VTX Review October 1, 2008.
B => J/     Gerd J. Kunde PHENIX Silicon Endcap  Mini-strips (50um*2mm – 50um*11mm)  Will not use ALICE chip  Instead custom design based on.
GGT-Electronics System design Alexander Kluge CERN-PH/ED April 3, 2006.
SiW Electromagnetic Calorimeter - The EUDET Module Calorimeter R&D for the within the CALICE collaboration SiW Electromagnetic Calorimeter - The EUDET.
Si Sensors for Additional Tracker
SVT – SuperB Workshop – SLAC 6-9 Oct 2009
Hybrid Pixel R&D and Interconnect Technologies
Application of VATAGP7 ASICs in the Silicon detectors for the central tracker (forward part) S. Khabarov, A. Makankin, N. Zamiatin, ,
Silicon Pixel Detector for the PHENIX experiment at the BNL RHIC
RPC Front End Electronics
SVT detector electronics
The LHCb Front-end Electronics System Status and Future Development
Multi Chip Module (MCM) The ALICE Silicon Pixel Detector (SPD)
Perugia SuperB Workshop June 16-19, 2009
Presentation transcript:

Vertex Detector Options and R&D Requirements Upgrade DC Meeting December 11, 2002 Yuji Goto (RIKEN/RBRC) for the Silicon USG

Strawman design Barrel –1 pixel layer and 3 strip layers Endcap –4 pixel layers

Strawman design Barrel –1 st pixel layer r=2cm, |z|<11.2cm 1.3M channel = 1.3Mbit for 1-bit (binary) readout –2 nd -4 th strip layers r=6, 8, 10cm, |z|<15cm 360K channel = 2.9Mbit for 8-bit readout

R&D Items Strip sensor Strip readout / Interface with PHENIX Hybrid pixel Hybrid pixel readout / Interface with PHENIX Endcap hybrid pixel Bump bonding / Thinning Monolithic pixel Support frame

Strip sensor Sensor by Zheng Li (BNL instr. div.) x u x u

Strip sensor Sensor by Zheng Li (BNL instr. div.) –DC coupling –full depletion at ~80 V – capacitance ~10 pF –leakage current ~10 nA

Strip sensor Ladder structure –5 sensors / ladder –12 readout chips / sensor SVX4 or TGV+AMU/ADC –cooling SVX4: 3.5 mW/ch×360 Kch = 1.3 KW SVX4: necessary to decrease leakage current … –cabling Cu (Al) / Polyimide hybrid for low material budget –ladder matrrial e.g. CFRP

Strip sensor Status –400  m thickness and 250  m thickness –wire-bonding (of both Al and Au) –glues between the sensor and the base board –leakage current –VA2 readout chip operation –test beam at KEK position resolution detection efficiency charge correlation property two track separation efficiency

SensorVA2 chip Al wire-bonding Au wire-bonding SMT board Fanout board Base board Control+Signal cable Power cable Bias

Strip sensor Fanout

Strip sensor #u-strip: 1-384ch#x-strip: ch Ch1: Trigger w/ Scinti’s ChM: Ch3-Ch4 Ch3: Analog pos. Ch4: Analog neg. Cosmic ray signal

Strip sensor X-ADC (ch) u-ADC (ch) Measured position Charge correlation

Strip sensor readout / Interface with PHENIX Technical options –SVX4 chip (preamp + digitized pipeline) AC coupling –must take care of accumulated leakage current –by frequent reset ? (at the abort gap ?) –operation temperature lower than the room temperature ? –TGV preamp + AMU/ADC DC coupling output drive capability ? –local processing or driving the preamp signals on kapton cables –readout time ? –buffering capability ?

Strip sensor readout / Interface with PHENIX Technical options –data management ? FPGA (rad-hard ?) or digital-ASIC ? low power data transmission that avoid using G-Links R&D –design concept –data transmission to the DCM –list of parts –build and test a prototype

Strip sensor readout / Interface with PHENIX Schedule / Manpower –design concept in FY2003 –ORNL internal funding ? Milestones / Decision points –secure funding –data management and transmission –design completion –prototype construction –prototype testing

CDF-II silicon upgrade for Run-IIB Stave –~1.5% radiation length per stave Peek tube water channel cable bus Silicon detector hybrid substrate readout chip pitch adapter C fiber

CDF-II silicon upgrade for Run-IIB

Port card

Hybrid pixel ALICE1 chip –32 x 256 pixels of 425 mm (z) x 50 mm (rf) –size: 13.6 mm x mm

Hybrid pixel Ladder structure –8 chips/ladder + 1 pilot –20 ladders for 1 st layer 8192 x 8 x 20 = 1.3 Mchannel ladder pilot chip pixel chips data bus with chip select optical link cross section side view

Hybrid pixel NA60 pixel detector –pixel detector developed at CERN for application in ALICE and LHCb –ALICE1LHCb chip: 8192 pixels of 50 µm x 425 µm, radiation hard –16 NA60 specific 4- and 8-chip planes, 10 MHz clk, 200 ns strobe –PCI readout by NA60 –Linux based DAQ

Hybrid pixel NA60 pixel detector 1.0 cm The first 4-chip pixel plane Hit map

Hybrid pixel NA60 pixel detector –first three 4-chip pixel planes constructed –test of vertex spectrometer with 20 and 30 GeV/c Pb beams on Pb targets, preparing for physics run in 2003 –tracking and vertex reconstruction with pixel planes

Hybrid pixel readout ALICE1 chip readout –32 parallel lines, each reads 256 channels serially –readout speed: 10 MHz  25.6  s/chip –data buffer for 4 events PHENIX standard – 5 events –no data format (header, footer, parity bits,...) –no zero-suppression must be taken care at somewhere (pilot, FEM, or DCM ?) –L1 trigger be in timing – 5.5  sec in ALICE 4  sec in PHENIX – OK

Hybrid pixel readout ALICE pilot chip multi-chip module (PCMCM) –readout 10 chips serially  256  s/event in ALICE must 40 or 80  s/event in PHENIX –slow control (via JTAG) R&D –parallelize readout ? 2 or more pilot chips in a ladder sequential parallel readout … –development of our own pilot chip and/or other FEMs KEK experts are interested in the development data bus is a critical issue

Hybrid pixel readout / Interface with PHENIX FEM for hybrid pixel readout –data receiver from pixel detector –data processor FPGA for flexible data compression and data formatting ? –data transmitter to the DCM –slow controller for setup and monitoring of the pixel detectors CCB (central control board) to separate the slow control ? FEM for strip readout ? –same FEM, different receiver

Hybrid pixel readout / Interface with PHENIX R&D –FPGA code development with a programmable fake data source readout with the DC-FEM DAQ chain zero-suppression at the FEM ? –transmitter / receiver interface –fake souce  ALICE pixel prototype slow control system to be integrated in the PHENIX framework slow control at CCB ? –prototype boards of FEM and CCB

Hybrid pixel readout / Interface with PHENIX Schedule / Manpower –all decisions by end of FY MSI students 1 postdoc (1/2 by DOE fund) 1/4 electrical engineer (by DOE fund)

Hybrid pixel readout / Interface with PHENIX Milestones –FY2003 define pixel-FEM and FEM-DCM interface evaluate use pixel FEM for other PHENIX silicon detectors readout fake data source by DC FEM to DCM develop data processor FPGA code for zero-suppression obtain ALICE pixel prototype implement interface and readout single ALICE pixel-chip adapt slow control to PHENIX framework –FY2004 design readout system for central pixel barrel decide to build separate CCB or incorporate into FEM prototype PHENIX pixel FEM (and CCB) test multi pixel-chip ladder with PHENIX FEM (and CCB) prototype

Endcap hybrid pixel Plan –utilize the same sensor technology and the same chip that is used for the barrel hybrid pixel –change the topology to match the endcap requirements Issues –increased capacitance load on the readout chip –sensor pad topology –routing of control lines –location of the pilot chip

Endcap hybrid pixel Schedule / Manpower –begin design modifications in FY2004 –finish prototyping in FY2005 –who and where ? – answers by the review … Milestones –define the technology by the review next year –complete prototyping by the middle of FY2005

Bump bonding / Thinning Technical options –FNAL-led efforts McNC North Carolina / Unitive AIT Hong-Kong –CERN-led efforts IZM Berlin VTT Finland

Monolithic pixel Technical options –epitaxial monolithic detectors by LEPSI –float-zone monolithic detectors by Bonn and Munich

Support frame Technical options –conceptual design by the engineering team that designed the ATLAS support frame (HYTEC) –recommendation as to the best technical approach and the areas that need further study and prototyping Schedule –conceptual design complete in mid FY2003 model concept by the review … (not the final) –R&D and prototyping finished by mid FY2005

Support frame Mockup of the barrel support structure –made by CFPR –Precision, strength, deformation and material budget to be measured