DPNC Daniel La Marra Data Concentrator HCC. Data Concentrator features  It manages 4  It sends out toward the or 320Mb/s.

Slides:



Advertisements
Similar presentations
EUSART Serial Communication.
Advertisements

INPUT-OUTPUT ORGANIZATION
Serial Communications Interface (SCI) Michael LennardZachary PetersBao Nguyen.
Multiplexer. A multiplexer (MUX) is a device which selects one of many inputs to a single output. The selection is done by using an input address. Hence,
4-1 Timers Timers can be used for  timing  event counting  pulse width measurement  pulse generation  frequency multiplication There are 8 Timers.
ARITHMETIC LOGIC SHIFT UNIT
The 8051 Microcontroller Chapter 5 SERIAL PORT OPERATION.
Programmable Keyboard/ Display Interface: 8279
Microcontroller based system design Asst. Prof. Dr. Alper ŞİŞMAN.
Ancillary firmware for the NSW Trigger Processor Lorne Levinson, Weizmann Institute for the NSW Trigger Processor Working Group NSW Electronics Design.
RADIO FREQUENCY MODULE. Introduction  An RF module is a small electronic circuit used to transmit and receive radio signals.  As the name suggests,
Reliable Data Storage using Reed Solomon Code Supervised by: Isaschar (Zigi) Walter Performed by: Ilan Rosenfeld, Moshe Karl Spring 2004 Part A Final Presentation.
Input/Output and Communication
1 EE365 More on sequential circuits. 2 Serial data systems (e.g., TPC)
Cisco Public © 2013 Cisco and/or its affiliates. All rights reserved. 1.
INPUT-OUTPUT ORGANIZATION
May 9, USB 2.0 High Bandwidth Peripheral Design Challenges Robert Shaw Cypress Semiconductor Robert Shaw Cypress Semiconductor
Universal Synchronous/Asynchronous Receiver/Transmitter (USART)
Universal Asynchronous Receiver/Transmitter (UART)
PicoTDC Features of the picoTDC (operating at 1280 MHz with 64 delay cells) Focus of the unit on very small time bins, 12ps basic, 3ps interpolation Interpolation.
 8251A is a USART (Universal Synchronous Asynchronous Receiver Transmitter) for serial data communication.  Programmable peripheral designed for synchronous.
The Local Christopher Perez Justin Pun Jonathan Varsanik.
MODES OF Details of Pins Pin 1GND –Connected Ground Pins 2-16 AD14-AD0–acts as both input/output. Outputs address at the first part of the cycle.
NS Training Hardware. Serial Controller - UART.
8279 KEYBOARD AND DISPLAY INTERFACING
1 October 26, 2006ME 6405 MechatronicsSerial Communication Interface Brian Guerriero Jon Rogers Robert Thiets.
FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)
Transfering Trigger Data to USA15 V. Polychonakos, BNL.
GBT SCA overview Slide 1-5 Work status Slide 6-10 Shuaib Ahmad Khan.
8279 KEYBOARD AND DISPLAY INTERFACING
S4525A Peripherals & Enhanced FLASH 1 © 1999 Microchip Technology Incorporated. All Rights Reserved. S4525A Peripherals & Enhanced FLASH 1 Peripherals.
NSYNC and Data Format S. Cadeddu – INFN Cagliari P. Ciambrone – INFN LNF.
GBT protocol implementation on Xilinx FPGAs Csaba SOOS PH-ESE-BE-OT.
KEYBOARD/DISPLAY CONTROLLER - INTEL Features of 8279 The important features of 8279 are, Simultaneous keyboard and display operations. Scanned keyboard.
Status and Plans for Xilinx Development
Tiva C TM4C123GH6PM UART Embedded Systems ECE 4437 Fall 2015 Team 2:
SCI Communication Proudly Presented By: Adam Cardi & Aaron Enes.
The HCS12 SCI Subsystem A HCS12 device may have one or two serial communication interface. These two SCI interfaces are referred to as SCI0 and SCI1. The.
Serial I/O Port.
Types of format of data transfer
E1 Structure and Traffic Mapping
Chapter 6 Input/Output Organization
Serial mode of data transfer
Some ideas about using one 20-bit Serializer to transmit 40-bit data words and about possible channel synchronization GM.
Control of ASICs via GBTx
Input/Output and Communication
Diagram of microprocessor interface with IO devices
EKT 221 : Digital 2 Serial Transfers & Microoperations
FrontEnd LInk eXchange
OBJECTIVE AND FEATURES:
SERIAL PORT PROGRAMMING
Complex function block of processing and transferring asynchronous data for the IC of reading out the signals of multichannel detectors P. Ivanov, E.
1 Input-Output Organization Computer Organization Computer Architectures Lab Peripheral Devices Input-Output Interface Asynchronous Data Transfer Modes.
Keyboard/Display Controller INTEL 8279
J. J. John on behalf of the team
Computer Organization and Design
Source: Serial Port Source:
Serial Communication Interface: Using 8251
8251A UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER
MODEM REGISTER VERIFICATION
MODEM REGISTER VERIFICATION
MODEM REGISTER VERIFICATION
Serial Communication Interface
Multiplexers Anindya IE CSE.
8051 Micro Controller.
BASE BAND ENCODER Project Team Shashank Tadakamadla
EUSART Serial Communication.
New DCM, FEMDCM DCM jobs DCM upgrade path
MPC–SP Synchronization
Source: Serial Port Source:
Presentation transcript:

DPNC Daniel La Marra Data Concentrator HCC

Data Concentrator features  It manages 4  It sends out toward the or 320Mb/s.  It includes a de-serializer and a FIFO for each input.  It is able to give different priority for each right or left side.  It adds in the serial output an HCC header.  With HCCid, “right/left” and “loop1/loop2” information.  In mode320 it must be able to send serial data from loop1 and loop2 interleaved at each 320MHz clock period.  Otherwise it sends only data from loop1.  A 8b/10b encoding can be applied at the serial output. 24/04/2014 HCC-Data Concentrator2

HCC/ABCn Configuration 24/04/2014 HCC-Data Concentrator3 Data Concentrator right left loop1 loop2 right left 5x ABCn130 sdata HCC GBT

Bloc diagram 24/04/2014 HCC-Data Concentrator4

Output data format 24/04/2014 HCC-Data Concentrator5  STRT: Start bit, always 1.  HL_SLCT: When 1 it indicates that this packet sends high or low priority registers.  HCC ERROR FLAG: This flag is one when the associated input is set to 1.  HL_LR: it indicates High or Low priority / Left or Right depending of HL_SLCT.  LOOP: When 0 it indicates that this packet sends data coming from loop1.  When 1 it indicates that this packet sends data coming from loop2.  5*ADDR: 5 bits as defined in ABCn130 features.  4*TYP: 4 bits as defined in ABCn130 features.  8*L0ID: 8 bits as defined in ABCn130 features.  8*BCID: 8 bits as defined in ABCn130 features.  33*PAYLOAD: 33 bits as defined in ABCn130 features.  STP: Stop bit, always 1. Output data format: STRT | HL_SLCT | HCC ERROR FLAG | HL_LR | LOOP | 5*ADDR | 4*TYP | 8*L0ID | 8*BCID | 33*PAYLOAD | STP => 64 bits

Output data format High priority register 24/04/2014 HCC-Data Concentrator6  STRT: Start bit, always 1.  HL_SLCT: In this case it is 1.  HCC ERROR FLAG: This flag is one when the associated input is set to 1.  HL_LR: it indicates High or Low priority. In this case it is 1.  LOOP: In this case it is 0. High & Low priority registers always coming from loop1.  5*HCCID: 5 bits HCCID.  4*TYP: 4 bits type is always  16*REGADD: 16 bits as address of register always: 0x3F00.  32*DATA: 32 bits of data register.  2*STP: 2 bits, are Stop bits, always 11. Output data format: STRT | HL_SLCT | HCC ERROR FLAG | HL_LR | LOOP | 5*HCCID | 4*TYP | 16*REGADD | 32*DATA | 2*STP => 64 bits

Output data format Low priority register 24/04/2014 HCC-Data Concentrator7  STRT: Start bit, always 1.  HL_SLCT: In this case it is 1.  HCC ERROR FLAG: This flag is one when the associated input is set to 1.  HL_LR: it indicates High or Low priority. In this case it is 0.  LOOP: In this case it is 0. High & Low priority registers always coming from loop1.  5*HCCID: 5 bits HCCID.  4*TYP: 4 bits type is always  Z: Always 0  7*REGADD: 7 bits as address of register between: 0x00 & 0x7F.  8*Z: Always 0x00.  32*DATA: 32 bits of data register.  2*STP: 2 bits, are Stop bits, always 11. Output data format: STRT | HL_SLCT | HCC ERROR FLAG | HL_LR | LOOP | 5*HCCID | 4*TYP | Z | 7*REGADD | 8*Z | 32*DATA | 2*STP => 64 bits

24/04/2014 HCC-Data Concentrator8 Priority Right/Left  Adjustable priority between right & left side.  Four pattern input are foreseen for that. priority_right_loop1/priority_left_loop1 (4bits) priority_right_loop2/priority_left_loop2 (4bits)  Putting 0x0010 (2) on right and left: Give the same priority to each side. Priority = 2. It means that 2 data packets will be transmitted on each side.  Putting 1 on right and 3 on left: Give more priority on the left side. 3 data packets will be transmitted on the left side Only 1 data packet will be transmitted on the right side. This configuration can be used when ABCn130 second in chain is broken.

Priority Configuration 24/04/2014 HCC-Data Concentrator9 Data Concentrator right left loop1 loop2 right left 5x ABCn130 sdata HCC GBT priority=1 priority=3 priority=5 priority=0

24/04/2014 HCC-Data Concentrator10 8b/10b Encoding  A 8b/10b encoding as been chosen for the output  It can be enabled or disabled with the “enable_8b_10b” input  It converts 8-bit code groups into 10-bit codes.  The code groups include 256 data characters named Dx.y.  There is also 12 control characters named Kx.y.  Only K28.1 is used when there is no data to transmit.  K28.1 can be used for synchronization. Finding the alignment of the 8b/10b codes within a bit-stream.  This encoding protocol allow to send on the serial output the same quantity of “1” as the quantity of “0” whatever the data transmitted.

Thank you 24/04/2014 HCC-Data Concentrator11