Testing of ABC130 1. 100  Not to scale! 100nF Edge Sensor wired to A9, A10 ? ABC-130 100nF NB graphic is not an exact match with “ABC_Pads_V5.2.pdf”

Slides:



Advertisements
Similar presentations
News from B180: DC-DC Stavelet with HV MUX One hybrid shows ~20ENC extra noise, others much the same. Not yet understood - investigations continue Carlos.
Advertisements

Georgia Tech Digital Back-end µHRG interface Curtis Mayberry School of Electrical and Computer Engineering Georgia Institute of Technology January 13 th,
©Vektrex 2014; 1 Introducing n+1 Load Board Topology February, 2014.
Uli Schäfer JEM Status and Test Results Hardware status JEM0 Hardware status JEM1 RAL test results.
ESODAC Study for a new ESO Detector Array Controller.
Pico-SAM9G45 Development Board for Envirobat Presented by Kiran G K Date : 18/06/13.
Uli Schäfer JEM Status and plans Hardware status JEM0 Hardware status JEM1 Plans.
Concept Generation and Evaluation MSD Project Multi Camera System.
Overview of VITA57 - FMC Denis Smetana
Uli Schäfer JEM0 Status (summary) 3 JEM0s up and running: JEM0.0 used for standalone tests only (Mainz) JEM0.1 fully qualified module0 JEM0.2 (like JEM0.1.
Hybrid Status Carl Haber 12-Aug-2008 UCSC. 6 x 3 cm, 6 chips wide 10 x 10 cm, 10 chips wide 1 meter, 3 cm strip, 30 segments/side 192 Watts (ABCD chip),
1. THE OSIRIS TUNABLE FILTERS  OSIRIS uses two 100 mm aperture Fabry-Perot tunable filters. One of them is optimized for short wavelengths, and one for.
Aztec PC Oscilloscope Michael Mason Jed Brown Josh Price Andrew Youngs.
Eunil Won Harvard University April 11, 2003 for ZPD FDR 1 ZPD Prototype Tests and DAQ Implementation Introduction Prototype Tests - Electrical Signals.

1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
PROBE CARD INTEGRATION IN pALPIDEfs TEST SYSTEM ALICE | ITS-MFT Mini-Week | | Markus Keil.
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
9th October 2008AIDA FEE progress report P.J.Coleman-Smith 1 AIDA Frontend Electronics progress report. Mezzanine to FEE64 connection. Mezzanine Layout.
ATLAS Tracker Upgrade Stave Collaboration Workshop Oxford 6-9 February 2012 ABC 130 Hybrid.
Saverio Minutoli INFN Genova 1 T1 Electronic status Electronic items involved: Anode Front End Card Cathode Front End Card Read-Out Control card Slow Control.
WP3 Meeting 21/05/ Liverpool Status: Thermo-Mechanical Hybrids Have now received a full complement of 240 Thermo-Mechanical Hybrids from Stevenage.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
1 WP3 Bi-Weekly Meeting Activities at Liverpool 1.Evaluation of Compact DCDC converter Designed to match up to an ABC130 module 2.Status of FIB’d hybrid/module.
CaRIBOu Hardware Design and Status
27 th September 2007AIDA design meeting. 27 th September 2007AIDA design meeting.
Presentation for the Exception PCB February 25th 2009 John Coughlan Ready in 2013 European X-Ray Free Electron Laser XFEL DESY Laboratory, Hamburg Next.
Micromegas modules Towards the 7 module test. Micromegas panels Phase I: ‘Large Prototype’ Micromegas modules were built and tested in beam ( ):
Estimated schedule, costs and number of ABC130 needed Tony Affolder.
Andy Blue Glasgow Update. Andy Blue WP3 Meeting Summary ESD Protection –Part all arrived and installed Compressed Air Controls –New lines and panel being.
The AFTER electronics from a user’s point of view D. Attié, P. Colas Mamma meeting,CERN Feb T2K electronics.
Strip Module Working Group Meeting 16 th May 2012 Hybrids A Greenall.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
FE-I4 Test Setup Hardware Needs: Boards & Interfaces March 1 st 2010, Marlon Barbero.
TPC Integration P. Colas (thanks to D. Attié, M. Carty, M. Riallot, LC-TPC…) TPC layout(s) Services Power dissipation Endplate thickness and cost Mechanical.
New Product Developments World Leaders in Combustion Management Solutions New Products New Products.
FEC electronicsRD-51 mini week, CERN, Sept Towards the scalable readout system: FEC electronics for APV25, AFTER and Timepix J.
Proposal for the assembly of the PHOBOS ring counters (H.P. 3/20/98) I would like to propose and discuss with you an alternative layout and assembly procedure.
DCDC for 250nm Stave and ABC130 Hybrid - Revisited.
ABC130 Hybrid/module and HCC Bond Detail ABC130 Left & Right Handed Hybrid and Module Topology Original proposal – same flavour hybrids Hybrid-module.
FEE Electronics progress PCB layout 18th March 2009.
Peter W Phillips Ashley Greenall Matt Warren Bruce Gallop 08/02/2013.
Hybrid Activities for ABC Aim to freeze thermo-mechanical layout next week in readiness for submission Will make use of a resistive serpentine.
Single Board Controller Comments Roger Smith Caltech
Plans and Progress on the FPGA+ADC Card Pack Chris Tully Princeton University Upgrade Workshop, Fermilab October 28, 2009.
May 2007DC-DC --- US ATLAS Upgrade R&D --- Garcia-Sciveres1 DC-DC converter R&D US ATLAS Upgrade UCSC May 2007.
Julie Prast, Calice Electronics Meeting at LAL, June 2008 Status of the DHCAL DIF Detector InterFace Board Sébastien Cap, Julie Prast, Guillaume Vouters.
D. Attié, P. Colas, E. Delagnes, M. Riallot M. Dixit, J.-P. Martin, S. Bhattacharya, S. Mukhopadhyay Linear Collider Power Distribution & Pulsing Workshop.
FEE Electronics progress PCB layout progress VHDL progress in TBU Prototype fixture for software 9th June 2009.
SLHC SCT Hybrid (CERN 2nd July 2007)1 SLHC SCT Hybrid Concept Ashley Greenall The University of Liverpool.
E. Hazen - DTC1 DAQ / Trigger Card for HCAL SLHC Readout E. Hazen - Boston University.
Programmable Logic Devices
Organization for Micro-Electronics desiGn and Applications HGCAL Front-End Electronics Christophe de LA TAILLE, Marcello MANNELLI sept 2015.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
Development of T3Maps adapter boards
Testsystems PXD6 - testing plans overview - by Jelena NINKOVIC Hybrid Boards for PXD6 - by Christian KOFFMANE Source measurements on DEPFET matrices using.
Vinculum II Development Modules
AMC13 T1 Rev 2 Preliminary Design Review E. Hazen Boston University
ABC130: DAQ Hardware Status Matt Warren et al. Valencia 3 Feb 2014
AIDA ASIC review Davide Braga Steve Thomas ASIC Design Group
Iwaki System Readout Board User’s Guide
ATLAS strip CMOS Development of Sensors for possible use in Silicon Strip region at phase II Aggressive time schedule – drives choices Three phase programme.
GTK-TO readout interface status
Status of the DHCAL DIF Detector InterFace Board
Hans Krüger, University of Bonn
Database requirements from ITk-Strips for DAQ loads
FMC adapter status Luis Miguel Jara Casas 5/09/2017.
Power pulsing of AFTER in magnetic field
Splash.
Reduced Pin Count (RPCTM) DRAM Etron Technology Inc
Presentation transcript:

Testing of ABC130 1

100  Not to scale! 100nF Edge Sensor wired to A9, A10 ? ABC nF NB graphic is not an exact match with “ABC_Pads_V5.2.pdf” – revision needed Analogue MUX pads here??? PROVISIONAL

SAMTEC Standard Probe card ends in 0.1” pitch header: add mezzanine PCB to adapt to hybrid compatible SAMTEC ABC130 “Baby” Sensor (optional) HV Propose companion single chip PCB with identical SAMTEC pinout. This takes one ABC130 and (optionally) a “baby” strip sensor SAMTEC Driver PCB

Functional Test Currents – Shunts and LDOs on and off??? Digital Test Vectors Analogue MUX – DACs, references, ??? Three Point Gain Driver needs extra circuitry over that needed for hybrids – Address & Enable lines – Route analogue signals to DVM – Analogue switches ???

5 Planning for ABC130 Hybrids – without HCC ABC130 and HCC submissions being done sequentially Results in ABC130 arriving ~3(?) months before HCC Should plan for ABC130 evaluation without HCC First at single chip level – followed by hybrid and then module Important to confirm that ABC130 works as expected when attached to a sensor Propose using an FPGA in place of HCC Acts as a ‘blank canvas’ – program to suit required configuration Aim for modular system providing seamless migration from wafer probing up to module level Speeds up evaluation of ASIC(s) at all levels of testing as DAQ changes are minimised Will impact upon hybrid layout – not realistic to add FPGA to a hybrid First hybrids will be exclusive of HCC All ABC130 – HCC connectivity will now be brought to edge of hybrid Will firstly hook up to FPGA which is mounted external to hybrid to access digital I/O Followed by HCC on plug-in For Plug-in candidate FPGA device identified – Xilinx Spartan 3AN series (XC3S50AN) Single chip solution offering integrated configuration memory, 2 x DCMs, 50 diff I/O, LVCMOS

6 Testing ABC130s at different stages – without HCC HSIO DAQ FPGA Wafer Probing Driver Board Module Test Driver Board designed to connect directly to Wafer probe card Hybrid test panel (hybrids tested individually) Module test frame without FPGA plug-ins FPGA plug-ins come later (if required) If using Driver board would require 2 off for a module Hybrids on Panel Provides both digital and analogue functionality – required for wafer probing

7 Testing modules – without HCC Hybrid To DAQ (only required if plug-ins used) Samtec SFMH series 50 pin connector (1.27mm pitch) 40 x 60mm Samtec FTSH series 50 pin connector Symmetric Module Future proof - replace Spartan with HCC HCC Drawn to scale to show that 2 plug-ins can fit adjacent to a module Driver board(s) connect directly to frame (bypass plug-ins)