FE-I4 Test Setup Hardware Needs: Boards & Interfaces March 1 st 2010, Marlon Barbero.

Slides:

Advertisements

Similar presentations

Data Acquisition ET 228 Chapter

Advertisements

M. Noy. Imperial College London Calice MAPS Adapter Card Review M. Noy 26 th June 2007.

PXL RDO System Requirements And meeting goals 11/12/2009BNL_CD-1_SENSOR_RDO - LG1.

ESODAC Study for a new ESO Detector Array Controller.

ECT 357 Ch 10 Analog to Digital COnversion. Today’s Quote: It’s better to die with a good name than to live with a bad one. It’s better to die with a.

Author George Peck EVLA Hardware Monitor and Control PDR March 13, APPLICATIONS AND DEVICE INTERFACE ISSUES.

20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.

IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.

P07301 Summary Data Acquisition Module. Team Members.

SVT TDR meeting – March 30, 2012 List of peripheral blocks for SVT strip readout chips.

Team Members Jordan Bennett Kyle Schultz Min Jae Lee Kevin Yeh.

ACES Workshop 3-4 March, 2009 W. Dabrowski Serial power circuitry in the ABC-Next and FE-I4 chips W. Dabrowski Faculty of Physics and Applied Computer.

Time Division Multiplexing School of Physics and Astronomy Department of Particle Physics Elissavet Papadima 29/5/2014.

PROBE CARD INTEGRATION IN pALPIDEfs TEST SYSTEM ALICE | ITS-MFT Mini-Week | | Markus Keil.

HARDWARE OPAL-RT MARC PASTOR Real-Time 2009 Montreal, Quebec, Canada.

C-Card and MMFE using the BNL Peak Finding ASIC (VMM1) Ken Johns, Joel Steinberg, Jason Veatch, Venkat Kaushik (U. Arizona)

CALICE – 12/07/07 – Rémi CORNAT (LPC) 1 ASU and standalone test setup for ECAL MAIA BEE project Overview DAQ dedicated Sensor test In situ debug and maintenance.

Little arduino microcontrollers Meghan Jimenez 12 February 2014.

Mathieu Goffe EUDET JRA1 meeting, DESY Wednesday 30 January 2008 IPHC, 23 rue du Loess BP 28, 67037, Strasbourg Cedex 02, France.

Readout Electronics: SIDECAR ASIC Hardware

Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.

Microcontroller based system design Asst. Prof. Dr. Alper ŞİŞMAN.

DLS Digital Controller Tony Dobbing Head of Power Supplies Group.

AHCAL Electronics. Status and Outlook Mathias Reinecke AHCAL main Meeting D ESY Hamburg, Dec. 16th, 2014.

Typical Microcontroller Purposes

Font 4 Review Digital Feedback System BPM Analogue Processor Digital Processor Feather Kicker Power Amplifier Pick up StriplinesKicker StriplinesBeam.

1 of 19 09/09/2013 FE-I4B IBL wafer probing results FE-I4 testing meeting 09 September 2013 Marlon Barbero, David-Leon Pohl Introduction Cut definitions.

Main Board Status MB2 v1 for FATALIC & QIE 10/06/2015Roméo BONNEFOY - LPC Clermont1 Roméo BONNEFOY François Vazeille LPC Clermont-Ferrand.

CaRIBOu Hardware Design and Status

Phase-1 Design. i PHC Phase /04/2008 System Overview Clock, JTAG, sync marker and power supply connections Digital output.

Leo Greiner IPHC DAQ Readout for the PIXEL detector for the Heavy Flavor Tracker upgrade at STAR.

11 October 2002Matthew Warren - Trigger Board CDR1 Trigger Board CDR Matthew Warren University College London 11 October 2002.

1 PreFPIX2 Inner board and test beam triggering Gabriele Chiodini Fermilab - Jan 07, 02.

SEABAS DAQ development for T3MAPS Readout Abhijeet Sohni (with – Max Golub, Raymond Mui and Sean Zhu) Fall Quarter 2014.

Leo Greiner PIXEL Hardware meeting HFT PIXEL detector LVDS Data Path Testing.

Xiangming Sun1PXL Sensor and RDO review – 06/23/2010 STAR XIANGMING SUN LAWRENCE BERKELEY NATIONAL LAB Firmware and Software Architecture for PIXEL L.

J. Crooks STFC Rutherford Appleton Laboratory

Testing of ABC  Not to scale! 100nF Edge Sensor wired to A9, A10 ? ABC nF NB graphic is not an exact match with “ABC_Pads_V5.2.pdf”

Test Setup for FE-I3 single chips / modules, FE-I4_proto1 and for full scale FE-I4 Marlon Barbero, Bonn.

BTeV Hybrid Pixels David Christian Fermilab July 10, 2006.

AHCAL Physics Prototype. The Electronics Part Mathias Reinecke for the AHCAL developers DESY, March 2nd, 2010.

Digital Electronics and Computer Interfacing Tim Mewes 5. Computer Interfacing – DAQ cards.

FEC electronicsRD-51 mini week, CERN, Sept Towards the scalable readout system: FEC electronics for APV25, AFTER and Timepix J.

Sensor testing and validation plans for Phase-1 and Ultimate IPHC_HFT 06/15/ LG1.

Electronics: Junction Cards, Adapter Card, Purple Card, …. Ron Sidwell, K. Harder, T. Sobering, R. Taylor, E. VonToerne, Kansas State U.

Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.

09/02/20121 Delay Chip Prototype & Delay Chip Test Board Joan Mauricio – Xavier Ondoño La Salle (URL) 12/04/2013.

Shunt-LDO testing Laura Gonella, M. Barbero, H. Krueger 21/02/2010.

1 Test Setups for the FE-I4 Integrated Circuit Stewart Koppell 8/1/2010.

12/10/01 - Cecilia Gerber UIC Slide 1 Testing Card specifications l Will be used in the Run2b SASEQ-based test stands  needed. Build 75, two.

Peter W Phillips Ashley Greenall Matt Warren Bruce Gallop 08/02/2013.

Multi-IO board and FE-I4 emulator F. Hügging Review of FE-I4 CERN, University of Bonn.

ECE 101 Exploring Electrical Engineering Chapter 7 Data Acquisition Herbert G. Mayer, PSU Status 11/30/2015 Derived with permission from PSU Prof. Phillip.

PCI 9052 소개 권 동혁. Contents 1.Introduction 2.Major features 3.PCI 9052RDK-LITE.

Cloudland Instruments Hawkeye Electronics Snapshot March 10th, 2016.

Status of the SVD DAQ Koji Hara (KEK) 2012/1/16 TRG/DAQ meeting1.

AHCAL Electronics. Status of Integration Mathias Reinecke for the DESY AHCAL developers AHCAL main and analysis meeting Hamburg, July 16th and 17th, 2009.

DOM Electronics (Digital Optical Module) 1 WPFLElectronics PPMDOM ElectronicsF. Louis.

MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.

Setup for automated measurements (parametrization) of ASD2 chip

on behalf of the AGH and UJ PANDA groups

ECAL Front-end development

Iwaki System Readout Board User’s Guide

Peripheral IP blocks per chip “Superstrip”

Electronics for the E-CAL physics prototype

S12X Full-Emulator: Pictures of the Emulator Hardware

Introduction to Microprocessors and Microcontrollers

NS Training Hardware.

Introduction to Arduino

Maker Education Manipulator

Presentation transcript:

FE-I4 Test Setup Hardware Needs: Boards & Interfaces March 1 st 2010, Marlon Barbero

Boards / Interface, March 1 st FE-I4 Wafer Probing FE-I4 wafer probing: adapter card probe card FE-I4 wafer level tests FE-I4 compatible Connector extension board

Boards / Interface, March 1 st Stand-alone FE-I4 test card FE-I4 single chip test card: adapter card single chip card FE-I4 Single FE-I4 test card Note: might replace Spartan3 board by Virtex4 + 32Mb SRAM Connector extension board

Boards / Interface, March 1 st Goal today Work towards definition of interface: – connector. – adapter card. … to fit both wafer probing test needs and single chip test card needs.

Boards / Interface, March 1 st Power FE-I4 power domains: – VDDA1 (1.4V). – VDDA2 (1.4V). – VDDD1 (1.2V). – VDDD2 (1.2V). – VDDDPLL. – VDDDT3. – VEFUSE (3.3V). – VDD_Efuse. Extension Card inputs: VDDA1. VDDA2. VDDD1. VDDD2. VDDD2 or indep? VDDD1. VEFUSE. VDDD2. indiv. analog power on/off indiv. digital power on/off

Boards / Interface, March 1 st Digital IO LVDS in: – 40MHz_clock_in. – command_in. – AUX_clock_in. LVDS out: – data out. CMOS in: – Trig In. – RA1bar, RA2bar (tied together?). – RD1bar, RD2bar (tied together?). Skipped – (3-lvds) module chip 1 in (-2 / -3). – (3-cmos) chip address.

Boards / Interface, March 1 st nd row & Analog IO 2 nd Row: – DisVbnA, DisVbnB, TdacVbp… (22 total) (some over-writtable?) FE-I4 Analog Output: – Analog 1 test out (-2 / -3). – Ireference out. – Vreference out. Analog Input: – Ireference in. – Vreference out (override). in digiIO: LVDSinBias 1 (-2). Skipped – sensor bias (???). FE-I4 analog out: Options  pin headers / routed back / ADC. Injection: – analog injection IO: Chopper + DAC? (step or level?) – digital inject IO (?). FE-I4 analog in: Options  locally defined / DAC + jumpers.

Boards / Interface, March 1 st Probe & tests Efuse: – Efuse_SR_clock. – Efuse_SR_out. – Efuse_Sel & Efuse_SR_RN. capmeasure: – clock is the Efuse_clock. – analog out: capmeasure_current. CMOS: – Bypass_ctrl. – Load_global_latches 1 (-2). – Global pulse. – InMUXselect & InMUX. – CMOSout.

Boards / Interface, March 1 st Summary summary adapter card power - regulator - domain EN -connector -sensing ADC LVDS extension board, 2 flavors Connector FE-I4 pin headers analog IO mux ADC DAC I 2 C, SPI selected Analog? ??? cmos lvds level shifter CMOS cmos 3.3V lvds

Boards / Interface, March 1 st Interface / Connector Grand Total power: 5 lvds in: 3 lvds out: 1 cmos in: 17 cmos out: 4 (no pix_SR_out?) I 2 C, SPI: 2-4  Analog for Single Chip Card: go to pin header, no ADC. input to FE-I4 locally defined. few selected analog go to interface card ADC? Chopper + DAC. Note: High Voltage section on extension card.  Analog for Wafer Probing: ADC & DAC? Not all analog test signal probed? Which overwrites are necessary?

Boards / Interface, March 1 st Analog Summary Analog: output: 27  22 “2 nd row”, 3 analog test out, 1 Ireference out, 1 Icapmeasure. input: 3  2 LVDSinBias (for 2 groups), 1 Ireference in. input/output: 2  Vreference out & overwrite.  Injection pulse in / out. Other: External NTC for reference needed on extension card?