Author: Heeyeol Yu and Rabi Mahapatra

Slides:



Advertisements
Similar presentations
August 17, 2000 Hot Interconnects 8 Devavrat Shah and Pankaj Gupta
Advertisements

A Memory-optimized Bloom Filter using An Additional Hashing Function Author: Mahmood Ahmadi, Stephan Wong Publisher: IEEE GLOBECOM 2008 Presenter: Yu-Ping.
An On-Chip IP Address Lookup Algorithm Author: Xuehong Sun and Yiqiang Q. Zhao Publisher: IEEE TRANSACTIONS ON COMPUTERS, 2005 Presenter: Yu Hao, Tseng.
1 An Efficient, Hardware-based Multi-Hash Scheme for High Speed IP Lookup Hot Interconnects 2008 Socrates Demetriades, Michel Hanna, Sangyeun Cho and Rami.
1 Blooming Trees: Space-Efficient Structures for Data Representation Author: Domenico Ficara, Stefano Giordano, Gregorio Procissi, Fabio Vitucci Publisher:
Bio Michel Hanna M.S. in E.E., Cairo University, Egypt B.S. in E.E., Cairo University at Fayoum, Egypt Currently is a Ph.D. Student in Computer Engineering.
1 Fast Routing Table Lookup Based on Deterministic Multi- hashing Zhuo Huang, David Lin, Jih-Kwon Peir, Shigang Chen, S. M. Iftekharul Alam Department.
M. Waldvogel, G. Varghese, J. Turner, B. Plattner Presenter: Shulin You UNIVERSITY OF MASSACHUSETTS, AMHERST – Department of Electrical and Computer Engineering.
Low Power TCAM Forwarding Engine for IP Packets Authors: Alireza Mahini, Reza Berangi, Seyedeh Fatemeh and Hamidreza Mahini Presenter: Yi-Sheng, Lin (
Recursively Partitioned Static IP Router Tables Author: Wencheng Lu,Sartaj Sahni Publisher: IEEE TC,2010 Presenter: Jia-Wei Yo Date: 2011/09/14 1.
IP Address Lookup for Internet Routers Using Balanced Binary Search with Prefix Vector Author: Hyesook Lim, Hyeong-gee Kim, Changhoon Publisher: IEEE TRANSACTIONS.
1 Searching Very Large Routing Tables in Wide Embedded Memory Author: Jan van Lunteren Publisher: GLOBECOM 2001 Presenter: Han-Chen Chen Date: 2010/01/06.
1 A Heuristic and Hybrid Hash- based Approach to Fast Lookup Author: Gianni Antichi, Andrea Di Pietro, Domenico Ficara, Stefano Giordano, Gregorio Procissi,
1 Design of Bloom Filter Array for Network Anomaly Detection Author: Jieyan Fan, Dapeng Wu, Kejie Lu, Antonio Nucci Publisher: IEEE GLOBECOM 2006 Presenter:
Power Efficient IP Lookup with Supernode Caching Lu Peng, Wencheng Lu*, and Lide Duan Dept. of Electrical & Computer Engineering Louisiana State University.
Look-up problem IP address did we see the IP address before?
1 Memory-Efficient 5D Packet Classification At 40 Gbps Authors: Ioannis Papaefstathiou, and Vassilis Papaefstathiou Publisher: IEEE INFOCOM 2007 Presenter:
An Efficient Hardware-based Multi-hash Scheme for High Speed IP Lookup Department of Computer Science and Information Engineering National Cheng Kung University,
Parallel-Search Trie-based Scheme for Fast IP Lookup
CSCI 4550/8556 Computer Networks Comer, Chapter 19: Binding Protocol Addresses (ARP)
Performance Evaluation of IPv6 Packet Classification with Caching Author: Kai-Yuan Ho, Yaw-Chung Chen Publisher: ChinaCom 2008 Presenter: Chen-Yu Chaug.
Study of IP address lookup Schemes
A Multi Gigabit FPGA-based 5-tuple classification system Author: Antonis Nikitakis, Ioannis Papaefstathiou; Publisher: Communications, ICC '08. IEEE.
An Efficient IP Lookup Architecture with Fast Update Using Single-Match TCAMs Author: Jinsoo Kim, Junghwan Kim Publisher: WWIC 2008 Presenter: Chen-Yu.
Basic Data Structures for IP lookups and Packet Classification
Hash, Don’t Cache: Fast Packet Forwarding for Enterprise Edge Routers Minlan Yu Princeton University Joint work with Jennifer.
1 Route Table Partitioning and Load Balancing for Parallel Searching with TCAMs Department of Computer Science and Information Engineering National Cheng.
Sarang Dharmapurikar With contributions from : Praveen Krishnamurthy,
PARALLEL TABLE LOOKUP FOR NEXT GENERATION INTERNET
IP Address Lookup Masoud Sabaei Assistant professor
Fast and deterministic hash table lookup using discriminative bloom filters  Author: Kun Huang, Gaogang Xie,  Publisher: 2013 ELSEVIER Journal of Network.
LayeredTrees: Most Specific Prefix based Pipelined Design for On-Chip IP Address Lookups Author: Yeim-Kuau Chang, Fang-Chen Kuo, Han-Jhen Guo and Cheng-Chien.
Author: Haoyu Song, Fang Hao, Murali Kodialam, T.V. Lakshman Publisher: IEEE INFOCOM 2009 Presenter: Chin-Chung Pan Date: 2009/12/09.
Hardware Implementation of Fast Forwarding Engine using Standard Memory and Dedicated Circuit Kazuya ZAITSU, Shingo ATA, Ikuo OKA (Osaka City University,
Fast Packet Classification Using Bloom filters Authors: Sarang Dharmapurikar, Haoyu Song, Jonathan Turner, and John Lockwood Publisher: ANCS 2006 Present:
PEDS: A PARALLEL ERROR DETECTION SCHEME FOR TCAM DEVICES Author: Anat Bremler-Barr, David Hay, Danny Hendler and Ron M. Roth Publisher/Conf.: IEEE INFOCOM.
Author : Guangdeng Liao, Heeyeol Yu, Laxmi Bhuyan Publisher : Publisher : DAC'10 Presenter : Jo-Ning Yu Date : 2010/10/06.
Multiprefix Trie: A New Data Structure for Designing Dynamic Router-Tables Author: Sun-Yuan Hsieh, Senior Member, IEEE, Yi-Ling Huang, and Ying-Chi Yang.
1 A Throughput-Efficient Packet Classifier with n Bloom filters Authors: Heeyeol Yu and Rabi Mahapatra Publisher: IEEE GLOBECOM 2008 proceedings Present:
HASHING PROJECT 1. SEARCHING DATA STRUCTURES Consider a set of data with N data items stored in some data structure We must be able to insert, delete.
Scalable High Speed IP Routing Lookups Scalable High Speed IP Routing Lookups Authors: M. Waldvogel, G. Varghese, J. Turner, B. Plattner Presenter: Zhqi.
A Small IP Forwarding Table Using Hashing Yeim-Kuan Chang and Wen-Hsin Cheng Dept. of Computer Science and Information Engineering National Cheng Kung.
PARALLEL-SEARCH TRIE- BASED SCHEME FOR FAST IP LOOKUP Author: Roberto Rojas-Cessa, Lakshmi Ramesh, Ziqian Dong, Lin Cai Nirwan Ansari Publisher: IEEE GLOBECOM.
Author : N. Sertac Artan, Haowei Yuan, and H. Jonathan Chao Publisher/Conf : IEEE GLOBECOM 2008 Speaker : Chen Deyu Data :
Memory-Efficient IPv4/v6 Lookup on FPGAs Using Distance-Bounded Path Compression Author: Hoang Le, Weirong Jiang and Viktor K. Prasanna Publisher: IEEE.
Physical Database Design Purpose- translate the logical description of data into the technical specifications for storing and retrieving data Goal - create.
1 Lecture 21: Hash Tables Wednesday, November 17, 2004.
Author: Haoyu Song, Murali Kodialam, Fang Hao and T.V. Lakshman Publisher/Conf. : IEEE International Conference on Network Protocols (ICNP), 2009 Speaker:
Memory-Efficient and Scalable Virtual Routers Using FPGA Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan,
Updating Designed for Fast IP Lookup Author : Natasa Maksic, Zoran Chicha and Aleksandra Smiljani´c Conference: IEEE High Performance Switching and Routing.
HIGH-PERFORMANCE LONGEST PREFIX MATCH LOGIC SUPPORTING FAST UPDATES FOR IP FORWARDING DEVICES Author: Arun Kumar S P Publisher/Conf.: 2009 IEEE International.
Evaluating and Optimizing IP Lookup on Many Core Processors Author: Peng He, Hongtao Guan, Gaogang Xie and Kav´e Salamatian Publisher: International Conference.
Computer Science: A Structured Programming Approach Using C1 Objectives ❏ To introduce the basic concepts of linked lists ❏ To introduce the basic concepts.
IP Routing table compaction and sampling schemes to enhance TCAM cache performance Author: Ruirui Guo a, Jose G. Delgado-Frias Publisher: Journal of Systems.
A NOVEL LEVEL-BASED IPV6 ROUTING LOOKUP ALGORITHM Author: Xiaohong Huang, Xiaoyu Zhao, Guofeng Zhao, Wenjian Jiang, Dongqu Zheng, Qiong Sun and Yan Ma.
Hierarchical packet classification using a Bloom filter and rule-priority tries Source : Computer Communications Authors : A. G. Alagu Priya 、 Hyesook.
Author : Lynn Choi, Hyogon Kim, Sunil Kim, Moon Hae Kim Publisher/Conf : IEEE/ACM TRANSACTIONS ON NETWORKING Speaker : De yu Chen Data :
Author : Masanori Bando and H. Jonathan Chao Publisher : INFOCOM, 2010 Presenter : Jo-Ning Yu Date : 2011/02/16.
DESIGN AND IMPLEMENTATION OF DYNAMIC ROUTING TABLES Author: Yeim-Kuan Chang and Dung-Jiun Lin Publisher/Conf.: The graduation paper of CIAL master student,
SCALAR PREFIX SEARCH: A NEW ROUTE LOOKUP ALGORITHM FOR NEXT GENERATION INTERNET Author: Mohammad Behdadfar, Hossein Saidi, Hamid Alaei and Babak Samari.
BUFFALO: Bloom Filter Forwarding Architecture for Large Organizations Minlan Yu Princeton University Joint work with Alex Fabrikant,
Scalable Multi-match Packet Classification Using TCAM and SRAM Author: Yu-Chieh Cheng, Pi-Chung Wang Publisher: IEEE Transactions on Computers (2015) Presenter:
Exploiting Graphics Processors for High-performance IP Lookup in Software Routers Jin Zhao, Xinya Zhang, Xin Wang, Yangdong Deng, Xiaoming Fu IEEE INFOCOM.
Author: Heeyeol Yu; Mahapatra, R.; Publisher: IEEE INFOCOM 2008
AN ON-CHIP IP ADDRESS LOOKUP ALGORITHM
Transport Layer Systems Packet Classification
A Small and Fast IP Forwarding Table Using Hashing
Hash Functions for Network Applications (II)
Author: Yi Lu, Balaji Prabhakar Publisher: INFOCOM’09
Authors: Ding-Yuan Lee, Ching-Che Wang, An-Yeu Wu Publisher: 2019 VLSI
Presentation transcript:

A SPACE- AND TIME-EffiCIENT HASH TABLE HIERARCHICALLY INDEXED BY BLOOM FILTERS Author: Heeyeol Yu and Rabi Mahapatra Publisher/Conf.: Parallel and Distributed Processing, 2008. IPDPS 2008. IEEE International Symposium on Speaker: Han-Jhen Guo Date: 2009.05.20

OUTLINE The Proposed Scheme Performance Concept Insertion Query Modification Deletion Performance Simulation for IP Lookup Time Complexity Memory Consumption

THE PROPOSED SCHEME - CONCEPT Basic configuration of hierarchical indexing tree of 0- and 1-tree

THE PROPOSED SCHEME - CONCEPT Hierarchically Indexed Hash Table (HIHT) Assumption hash functions are perfectly random n keys → s = log2(n) layers (SRAM modules) at same level i, each BF use mi-bit vector and ki hash functions The BFs in the hierarchical indexing tree (HIT) used for indexes to a key table is hierarchically partitioned to make indexes

THE PROPOSED SCHEME - INSERTION (eg. insert key = 011, rule = E, addr(key) = 4) 1-3. set all k1 m1-bit vectors with hi(key) in parallel (0 <= i <= k1-1) 1-1. base addr = 100 * m1 * k1 key table rule table

THE PROPOSED SCHEME - INSERTION (eg. insert key = 011, rule = E, addr(key) = 4) 2-3. set all k2 m2-bit vectors with hi(key) in parallel (0 <= i <= k2-1) 2-1. base addr = 100 * m2 * k2 key table rule table

THE PROPOSED SCHEME - INSERTION (eg. insert key = 011, rule = E, addr(key) = 4) 3-3. set all k3 m3-bit vectors with hi(key) in parallel (0 <= i <= k3-1) 3-1. base addr = 100 * m3 * k3 key table rule table

THE PROPOSED SCHEME - INSERTION (eg. insert key = 011, rule = E, addr(key) = 4) 011 key table E rule table

THE PROPOSED SCHEME - QUERY No f-positive (eg. search key = 01101011) calculate hi(key) in parallel (0 <= i <= k1-1 ) count 1’s = k1 → hit; A = 1 000 001 010 110 011 100 101 111 key table A B C D E F G H rule table

THE PROPOSED SCHEME - QUERY No f-positive (eg. search key = 01101011) calculate hi(key) in parallel (0 <= i <= k2-1 ) count 1’s = k2 → hit; A = 10 000 001 010 110 011 100 101 111 key table A B C D E F G H rule table

THE PROPOSED SCHEME - QUERY No f-positive (eg. search key = 01101011) calculate hi(key) in parallel (0 <= i <= k3-1 ) count 1’s = k3 → hit; A = 100 000 001 010 110 011 100 101 111 key table A B C D E F G H rule table

THE PROPOSED SCHEME - QUERY No f-positive (eg. search key = 01101011) A = 100 000 001 010 110 011 100 101 111 key table key is matched A B C D E F G H rule table

THE PROPOSED SCHEME - QUERY No f-positive (eg. search key = 01101011) 000 001 010 110 011 100 101 111 key table A B C D E F G H rule table fetch relative rule

THE PROPOSED SCHEME - QUERY F-positive (eg. search key = 01101011) 000 001 010 110 011 100 101 111 key table A B C D E F G H rule table

THE PROPOSED SCHEME - QUERY No f-positive (eg. search key = 01101011) A = 010 A = 100 000 001 010 110 011 100 101 111 key table key is unmatched key is matched A B C D E F G H rule table

THE PROPOSED SCHEME - QUERY No f-positive (eg. search key = 01101011) 000 001 010 110 011 100 101 111 key table A B C D E F G H rule table fetch relative rule

THE PROPOSED SCHEME - MODIFICATION Dual HITs valid bit array (VBA) on-chip; indicate whether the key exists in the key table next on-chip; indicate the address for inserting next new key free address stack (FAS) off-chip; store addresses of empty spaces

THE PROPOSED SCHEME - DELETION No f-positive (eg. delete key = 011) next 100 FAS 100 1 VBA 000 001 010 110 011 100 101 111 A B C D E F G H

THE PROPOSED SCHEME - DELETION F-positive (eg. delete key = 001) 100 next 001 100 FAS 001 1 VBA 000 001 010 110 100 101 111 f-positive is checked by unmatched key f-positive is checked A B C D F G H

THE PROPOSED SCHEME - INSERTION (eg. insert key = 101, r = G) 110 next 001 001 100 FAS 1 VBA 1 000 010 110 100 111 101 A C D F H G

Performance - Simulation for IP Lookup Architecture

PERFORMANCE - SIMULATION FOR IP LOOKUP Related work - Prefix collapsing (eg. collapse stride = 3)

PERFORMANCE - TIME COMPLEXITY Average access time to a table or a linked list as a function of SS rate

PERFORMANCE - MEMORY COMSUMPTION On-chip memory size with various hash schemes for 6 BGP tables in 40Gbps and 160Gbps routers table # of prefixes B1 AS65000 233451 B2 AS6447 235307 B3 AS1221 181295 B4 AS12654 170459 B5 AS5459 78133 B6 AS3303 68739 160Gbps: 4.5 and 2.0 times efficiency over a c-FHT and a BFHT 40Gbps: 4.2 and 2.0 times efficiency over a c-FHT and a BFHT

Thanks for your listening!