1 NoCAlert (MICRO-2012) University of Cyprus International Symposium on Microarchitecture, December 3 2012, Vancouver, Canada The Multicore Computer Architecture.

Slides:



Advertisements
Similar presentations
CML Efficient & Effective Code Management for Software Managed Multicores CODES+ISSS 2013, Montreal, Canada Ke Bai, Jing Lu, Aviral Shrivastava, and Bryce.
Advertisements

Class presentation based on ISSCC : A Low-power 1GHz Razor FIR Accelerator with Time-Borrow Tracking Pipeline and Approximate Error Correction.
This project and the research leading to these results has received funding from the European Community's Seventh Framework Programme [FP7/ ] under.
Using Hardware Vulnerability Factors to Enhance AVF Analysis Vilas Sridharan RAS Architecture and Strategy AMD, Inc. International Symposium on Computer.
Software Reliability Engineering
A Collaborative Monitoring Mechanism for Making a Multitenant Platform Accoutable HotCloud 10 By Xuanran Zong.
Microarchitectural Approaches to Exceeding the Complexity Barrier © Eric Rotenberg 1 Microarchitectural Approaches to Exceeding the Complexity Barrier.
Figure 1.1 Basic components of a simple computer system © 2003 Brooks/Cole Publishing / Thomson Learning™
Imprecise Computing Yavuz Yetim. Overview Motivation Background Definition and Causes of Imprecision Solution Approaches Discussion of Two Methods Future.
Fault Tolerance -Example TSW November 2009 Anders P. Ravn Aalborg University.
CS533 Concepts of Operating Systems Class 20 Summary.
Lecture 14 Go over midterm results Algorithms Efficiency More on prime numbers.
Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. Parallel Programming with MPI and OpenMP Michael J. Quinn.
Advances in EMC Measurements on Railways. Origins of EMI in Railways.
Lecture 5 Today’s Topics and Learning Objectives Quinn Chapter 7 Predict performance of parallel programs Understand barriers to higher performance.
Computer Architecture Laboratory - CAL - 1 CAL SARA - Scaleable Architecture for Realtime Applications -
Agent-Based Acceptability-Oriented Computing International Symposium on Software Reliability Engineering Fast Abstract by Shana Hyvat.
NFA- to NFA conversion. Purpose This presentation presents an example execution of the algorithm which takes as input an NFA with -transitions and produces.
1 Software Fault Protection Allen Goldberg Kestrel Technology.
CS 603 Communication and Distributed Systems April 15, 2002.
CprE 458/558: Real-Time Systems
Slipstream Processors by Pujan Joshi1 Pujan Joshi May 6 th, 2008 Slipstream Processors Improving both Performance and Fault Tolerance.
1 paper I design and implementation of the aegis single-chip secure processor using physical random functions, isca’05 nuno alves 28/sep/06.
Software-Based Online Detection of Hardware Defects: Mechanisms, Architectural Support, and Evaluation Kypros Constantinides University of Michigan Onur.
Prospector : A Toolchain To Help Parallel Programming Minjang Kim, Hyesoon Kim, HPArch Lab, and Chi-Keung Luk Intel This work will be also supported by.
Towards a Contract-based Fault-tolerant Scheduling Framework for Distributed Real-time Systems Abhilash Thekkilakattil, Huseyin Aysan and Sasikumar Punnekkat.
Version 4.0. Objectives Describe how networks impact our daily lives. Describe the role of data networking in the human network. Identify the key components.
An Example Use Case Scenario
Computer Science Open Research Questions Adversary models –Define/Formalize adversary models Need to incorporate characteristics of new technologies and.
Telecommunications and Signal Processing Seminar Ravi Bhargava * Lizy K. John * Brian L. Evans Ramesh Radhakrishnan * The University of Texas at.
Vex Robotics Programming Options. To start you off and give you a safe "home base" to return to while you explore, a few key programs are already included.
Lecture 9 TTH 03:30AM-04:45PM Dr. Jianjun Hu CSCE569 Parallel Computing University of South Carolina Department of.
© Sudhakar Yalamanchili, Georgia Institute of Technology (except as indicated) Switch Microarchitecture Basics.
SENG521 (Fall SENG 521 Software Reliability & Testing Fault Tolerant Software Systems: Techniques (Part 4b) Department of Electrical.
©Ian Sommerville 2004Software Engineering, 7th edition. Chapter 20 Slide 1 Critical systems development 3.
10 th December, 2013 Lab Meeting Papers Reviewed:.
1 Chapter 10 Synchronization Algorithms and Concurrent Programming Gadi Taubenfeld © 2014 Synchronization Algorithms and Concurrent Programming Synchronization.
Mic-1: Microarchitecture University of Fribourg, Switzerland System I: Introduction to Computer Architecture WS December 2006 Béat Hirsbrunner,
CS717 Algorithm-Based Fault Tolerance Matrix Multiplication Greg Bronevetsky.
Parallel Programming with MPI and OpenMP
Implicit-Storing and Redundant- Encoding-of-Attribute Information in Error-Correction-Codes Yiannakis Sazeides 1, Emre Ozer 2, Danny Kershaw 3, Panagiota.
Detecting Errors Using Multi-Cycle Invariance Information Nuno Alves, Jennifer Dworak, and R. Iris Bahar Division of Engineering Brown University Providence,
CPS3340 COMPUTER ARCHITECTURE Fall Semester, /3/2013 Lecture 9: Memory Unit Instructor: Ashraf Yaseen DEPARTMENT OF MATH & COMPUTER SCIENCE CENTRAL.
CS 1120: Computer Science II Software Life Cycle Slides courtesy of: Prof. Ajay Gupta and Prof. James Yang (format and other minor modifications by by.
Xiao Liu 1, Yun Yang 1, Jinjun Chen 1, Qing Wang 2, and Mingshu Li 2 1 Centre for Complex Software Systems and Services Swinburne University of Technology.
Static WCET Analysis vs. Measurement: What is the Right Way to Assess Real-Time Task Timing? Worst Case Execution Time Prediction by Static Program Analysis.
(1) Test Driven Development Philip Johnson Collaborative Software Development Laboratory Information and Computer Sciences University of Hawaii Honolulu.
1 Recursive algorithms Recursive solution: solve a smaller version of the problem and combine the smaller solutions. Example: to find the largest element.
Name ______ Lesson 2 – Patterns from Gr. 6_ Page 12 Tables
CS717 1 Hardware Fault Tolerance Through Simultaneous Multithreading (part 2) Jonathan Winter.
November 25Asian Test Symposium 2008, Nov 24-27, Sapporo, Japan1 Sequential Circuit BIST Synthesis using Spectrum and Noise from ATPG Patterns Nitin Yogi.
SRA Key Topics Reference Architectures for Cyber-Physical Systems Dr. Christian El Salloum AVL List GmbH.
CONTENTS:  INTRODUCTION & HISTORY  EXISTING SYSTEM & DIS-ADVANTAGES  PROPOSED SYSTEM  RESULT ANALYSIS  ADVANTAGES  APPLICATIONS  CONCLUSION.
Fail-stutter Behavior Characterization of NFS
Turing Machines Space bounds Reductions Complexity classes
Fault-Tolerant NoC-based Manycore system: Reconfiguration & Scheduling
Computer Architecture & Operations I
بسم الله الرحمن الرحيم.
Presentation Title Greg Snider QSR, Hewlett-Packard Laboratories
ASU 101: The ASU Experience Computer Science Perspective
Fault Injection: A Method for Validating Fault-tolerant System
Level Set Tree Feature Detection
مفاهیم بهره وري.
CS 1120: Computer Science II Software Life Cycle
Effect combined IMPACT on achieving outcomes Organizational OUTPUTS
2/23/2019 A Practical Approach for Handling Soft Errors in Iterative Applications Jiaqi Liu and Gagan Agrawal Department of Computer Science and Engineering.
Mark McKelvin EE249 Embedded System Design December 03, 2002
CS 1120: Computer Science II Software Life Cycle
Facts About High-Performance Computing
Presentation transcript:

1 NoCAlert (MICRO-2012) University of Cyprus International Symposium on Microarchitecture, December , Vancouver, Canada The Multicore Computer Architecture Laboratory (multiCAL) Ξ - Computer Architecture Research Group (Ξ - CARCH) EuroCloud FP7 Project NoCAlert: An On-Line and Real-Time Fault Detection Mechanism for Network-on-Chip Architectures Andreas Prodromou, Andreas Panteli, Chrysostomos Nicopoulos, Yiannakis Sazeides

2 NoCAlert (MICRO-2012) University of Cyprus Wrong is NOT Always Illegal In Networks-on-Chip, checking for legality is the same as checking for correctness. Let the values be wrong. As long as they are legal… But checking for legality is much simpler Extremely fast and efficient fault detection Instantaneous detection

3 NoCAlert (MICRO-2012) University of Cyprus Invariance Checking How to achieve this: Invariance Checking Inputs and outputs of the main components are constantly monitored Extremely lightweight solution 3% Area Overhead 0.7% Power Overhead 1% Delay Overhead Scales efficiently to more complex designs

4 NoCAlert (MICRO-2012) University of Cyprus Where and When 14:30 – 15:00 Section IB – Fault Tolerance We would be glad to see you there