VXS, A High Speed Cu Switch Fabric Interconnect for VME

Slides:



Advertisements
Similar presentations
High Density Mezzanine Connector System (1.00mm)
Advertisements

Flexible I/O in a Rigid World
2 nd ADVANCED COURSE ON DIAGNOSTICS AND DATA ACQUISITION Instrumentation Buses, Digital Communication and Protocols J. Sousa.
1 Designing for DVI General Applications Considerations.
Press any key to continue by Marc Ruocco 1 High-Speed Interfaces: FPDP and RACEway RACE, RACEway and RACE++ are trademarks of Mercury Computer Systems,
NIDays 2007 Worldwide Virtual Instrumentation Conference
Sales Presentation November 2010
Standard of Excellence Its Successes, and Future Direction Press Briefing Presented by VITA’s VPX Marketing Alliance November 2, 2010.
Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
Robert Cooper Mercury Computer Systems Mark Littlefield Curtiss-Wright Controls Architectures for High-Performance Embedded Computing 9/17/09.
L. Greiner1HFT Hardware 09/23/2010 STAR Vertex-6 based PXL RDO board Design concept and items for discussion.
3U ATCA Shelf October Proprietary and Confidential-
Improving Networks Worldwide. UNH InterOperability Lab Serial Advanced Technology Attachment (SATA) Use Cases.
Enclosures & ComponentsBackplanesSystem PlatformsSwitches, Knobs & LEDsCabinets 1 Cooling Unit.
ECE 4006 Senior Design Project Talal Mohamed Jafaar Ibrahima Bela Sow Mohammad Faisal Zaman Bringing Gigabit Ethernet to the Masses Supervisor: Dr. Martin.
UNI EN ISO 9001 CERT. N CAEN VME course for beginners Carlo Tintori Kolkata-Mumbai May 2009.
VXS Cover VME Switched Serial “VXS” is a trademark of VITA.
 I/O channel ◦ direct point to point or multipoint comms link ◦ hardware based, high speed, very short distances  network connection ◦ based on interconnected.
Dense Wavelength Division Multiplexed Interconnects for High Performance Embedded Computing Architectures Aaron M. Cordes & Rick C. Stevens Lockheed Martin.
STATUS OF THE CRESCENT FLEX- TAPES FOR THE ATLAS PIXEL DISKS G. Sidiropoulos 1.
INFO1119 (Fall 2012) INFO1119: Operating System and Hardware Module 2: Computer Components Hardware – Part 2 Hardware – Part 2.
1 High Speed Interconnect Solutions Page 1 High Speed Interconnect Solutions © , HIROSE ELECTRIC CO., LTD. All rights reserved. Rev RSM – April,
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
© 2001 By Default! A Free sample background from Slide 1 Gigabit Optical Ethernet ECE 4006C – Spring 2002 – G1 Team Ryan.
Peripheral Buses COMP Jamie Curtis. PC Buses ISA is the first generation bus 8 bit on IBM XT 16 bit on 286 or above (16MB/s) Extended through.
Modified_ CIRCUIT PROTECTION SOLUTIONS Confidential and Proprietary to Littelfuse, Inc. ® Littelfuse, Inc All rights reserved. CIRCUIT PROTECTION.
Asis AdvancedTCA Class What is a Backplane? A backplane is an electronic circuit board Sometimes called PCB (Printed Circuit Board) containing circuitry.
1 FTK Rear Transition Card Mircea Bogdan The University of Chicago March 12, 2013 Board Review.
ZTF Interconnecting Scheme Stephen Kaye
Chapter 6 High-Speed LANs Chapter 6 High-Speed LANs.
Open, Scalable Real-Time Solutions Pentium Core Solo or Duo 1.6 to 2 GHz or Single or dual-core Pentium support in hard real-time up to.
Peripheral Busses COMP Jamie Curtis. PC Busses ISA is the first generation bus 8 bit on IBM XT 16 bit on 286 or above (16MB/s) Extended through.
Keith Williamson Manager Technical Marketing
Network PHY - Cabling Cabling Issues with cabling LANs Types of equipment/choices Version2, 12/09/2015Slide 1.
Modular Electronics the past, the present and the future
Silicon Building Blocks for Blade Server Designs accelerate your Innovation.
New crate/bus standards: ATCA, uTCA, AMC, VXS and VPX An overview of the features of the respective standards and feedback from the IEEE/NSS conference.
3M Electronics 3M CONFIDENTIAL © 3M All Rights Reserved. 3M™ MetPak™ HSHM Press-Fit B22 Connector Training Abhay Joshi – Global Product Marketing.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Dariusz Makowski, Technical University of Łódź LLRF review, DESY, 3-4 December 2007 Advanced.
VPX Cover Overview and Update “VPX, Open VPX, and VPX REDI ” are trademarks of VITA.
CMS ECAL End Cap Meeting CERN 19 June to 23 June 2000 A.B.Lodge - RAL 1 ECAL End Cap High Voltage Cards and 2000 Electrical/Thermal Model. Progress on.
Physical Layer Update – EWG Presenting: Ian Colloff, EWG.
High Speed Interconnect Solutions HIROSE ELECTRIC IT3-32mm SI Report Three-Piece Mezzanine Connector for 20+ Gbps Applications October 29, 2009.
1 PreFPIX2 Inner board and test beam triggering Gabriele Chiodini Fermilab - Jan 07, 02.
Global Trigger H. Bergauer, Ch. Deldicque, J. Erö, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H.
Slide ‹Nr.› l © 2015 CommAgility & N.A.T. GmbH l All trademarks and logos are property of their respective holders CommAgility and N.A.T. CERN/HPC workshop.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Communication in ATCA-LLRF System LLRF Review, DESY, December 3rd, 2007 Communication in.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser XFEL-LLRF-ATCA Meeting, 3-4 December 2007 Communication in ATCA-LLRF System Presenter:
Serial Data Link on Advanced TCA Back Plane M. Nomachi and S. Ajimura Osaka University, Japan CAMAC – FASTBUS – VME / Compact PCI What ’ s next?
-Proprietary and Confidential-
Vessel dimensions GTK assembly carrier Electrical connections Cooling pipes integration Vessel alignment with the beam Next steps Conclusion 3/10/20102.
Unit 3 Physical Layer.
High Speed Digital Systems Lab Spring/Winter 2010 Project definition Instructor: Rolf Hilgendorf Students: Elad Mor, Ilya Zavolsky Integration of an A/D.
Physical Layer Issues and Methods Outline Physical Layer Ethernet Technology Physical Layer Encoding Final Exam Review - ??
Vessel dimensions GTK assembly carrier Electrical connections Cooling pipes integration Vessel alignment with the beam Next steps Conclusion 3/23/20102electro-mechanical.
Evaluation of Emerging Parallel Optical Link Technology for High Energy Physics John Chramowicz, Simon Kwan, Alan Prosser, Melissa Winchell Fermi National.
Copyright © 2010 Rockwell Automation, Inc. All rights reserved. Machine Condition Monitoring on ControlNet RSLogix5000 support for XM ®
AMC-based Upgrade of Compute Node Hao XU Trigger group of IHEP, Beijing PANDA DAQT and FEE Workshop, Rauischholzhausen Castle April 2010.
WELCOME.
Modular Electronics an overview of modern standards
Testing PCI Express Generation 1 & 2 with the RTO Oscilloscope
Flexible I/O in a Rigid World
AIC/XTORE SAS OVERVIEW
MicroTCA Common Platform For CMS Working Group
Motivation CPU performance doubles about every 18 months.
6 September 2017 OCP NIC subgroup teleconference
Dr. Jeffrey M. Harris Director of Research and System Architecture
ANSI/VITA 74 also known as
RPC Electronics Overall system diagram Current status At detector
SAS-3: Microwave laminates for connector test cards
Presentation transcript:

VXS, A High Speed Cu Switch Fabric Interconnect for VME Henry Wong Motorola henryw@motorola.com James Lee Fedder Tyco Electronics jlfedder@tycoelectronics.com James L Thompson Crane Division, Naval Surface Thompson_j@crane.navy.mil

VME Renaissance VME is a +20 year old technology. VME Renaissance is an intense period of intellectual activity and technology infusion surrounding VMEbus Many innovations, including but not limited to Faster 2eSST parallel bus Multi-gigabit switched serial interconnects PCI-X chip to chip interconnect PCI-X mezzanines Point to point intra-connects Point-to-point mezzanines

Point-to-Point Mezzanine Point-to-Point Chip Connect VMEbus Technology Roadmap HA fabric Mesh Optical Next Gen Fabric Serial Switched Data Plane Inter- Connect Raceway™ SKYchannel Parallel Switched Ethernet, Fibre Ch Infiniband™ Serial RapidIO™ 3GIO, etc. etc. etc. QDR Technology Next Gen VMEbus Control Plane Inter- Connect Universe II from Tundra Other proprietary chips VME64 VMEbus 8X speed improvement Backwards compatible VITA 1.5 2eSST/PCI-X VMEbus 2eSST VME side P-P Host side connect 2eSST/P2P VMEbus VXS – VMEbus Switched Serial Adds multi-gigabit per second switched serial links to VME Via a new P0 connector Dual star configuration uses one or two switch cards Multiple link technologies supported by structured specification Additional power brought onto each card Plug Fest during 03’ and 04’ Hot plug Front Access Next Gen Mezzanine PCI Mezzanine Cards PMC & PrPMC 64b/66MHz based PMC PCI-X Mezzanine Cards PMCX & PrPMCX 64b/133MHz based VITA 39 PMCX P/S RapidIO™ 3GIO Hypertransport Infiniband™, etc. etc. Point-to-Point Mezzanine Mezzanine Inter- Connect Chip to Chip Inter- Connect 64b/66MHz Proprietary connects also PCI 64b/133MHz PCI-X P/S RapidIO™ 3GIO Hypertransport etc. etc. Point-to-Point Chip Connect VITA 34 or other More real estate More power More cooling High availability support Integrated chassis management Next Gen Form 3U/6U Eurocards 160 millimeters deep 3U/6U Eurocard Form Factor 2001 2002 2003 2004 2005-10 Source: Jeff Harris, Motorola

Payload and Switch Boards 160 mm 160 mm User I/O P1 Alignment + Keying A2K2 P5 6U 6U A0K0 P4 Twenty 4X channels P0 P3 P2 Two 4X channels + mgnt A1K1 P2 VME cntrl + mgnt + live insert P1 Power Payload Switch

Interconnect Topologies VXS is topology agnostic Only Payload and Switch Board Pin outs defined Dual star Mesh Ring Example Backplane 20 slot dual star

VSO (VITA Standards Organization) All work done under VSO (March 2002 to present) SIG (6 companies) -> Working Group (+20 companies) VXS.0 Base Specification Mechanical, power, etc. VXS.1 4X InfiniBand Link Technology VXS.2 4X Serial RapidIO Link Technology VXS.3 Reserved for 10 Gigabit Ethernet Link Technology VXS.4 Reserved for 3GIO Link Technology VXS.5 StarFabric Link Technology VXS.9 Reserved for Out of Band System & Chassis Management VXS.10 Live-Insertion Specification … Provisional Draft Standards Active Draft Specifications Reserved for future use

MultiGig RT-2 Assembly Most Flexible, Most Dense, and Quiet A Solution Revolution for Multi-Gigabit Backplane applications

MultiGig Product Family Overview Options Complete integrated solution Designed to fit within same envelope as signal modules Power Connectors 18 A contacts, 2 & 4 lines/module Guide Modules 8 keys/pin, Positive ESD Contact option DC Organizer Modules can be organized as monoblocks Cross Connect Orthogonal Design in Dev.

MultiGig Product Family Overview Features and Benefits Mechanically Robust Pinless Backplane Solution Bellcore Compliant 250 cycle durability Electrically Flexible Single Ended and Differential lines within a module PWB’s for Power options available Length Matching Skew Control Options available down to 3% Noise at 50 ps

MultiGig RT-2 Differential - Near End Noise Synchronous Noise Multiple aggressors Pair 7 2.9% Pair 8 1.7% Pair 5 3.0% Pair 6 3.1% Pair 3 2.9% Pair 4 2.9% Pair 1 2.7% Pair 2 2.8% Edge rate: 47 ps (20-80%) Pr 7 Pr 5 Pr 3 Pr 1 Pr 8 Pr 6 Pr 4 Pr 2

MultiGig RT-2 Differential - Far End Noise Synchronous Noise Multiple aggressors Pair 7 1.6% Pair 8 2.7% Pair 5 2.1% Pair 6 2.4% Pair 3 2.6% Pair 4 2.2% Pair 1 3.0% Pair 2 1.0% Edge rate: 47 ps (20-80%) Pr 7 Pr 5 Pr 3 Pr 1 Pr 8 Pr 6 Pr 4 Pr 2

MultiGig RT-2 Differential - Throughput

Physical Test Environment Two RT2 connectors, a backplane and 2 daughtercards Backplane thickness designed at 0.200” with common FR4 material Daughtercard thicknesses designed at 0.125” with common FR4 material Trace widths designed at 6 mils on backplane and daughtercards 100 differential pairs on all boards All connector rows analyzed during the testing Top and bottom layer via connections included Top layer via connections designed with and without counterboring

Measured RT2 Eye Pattern (Worst-case trace-to-via connection) Test Conditions: 16” FR4 backplane traces 4” FR4 daughtercard traces Top layer via connection No counterboring 2 7 -1 PRBS 46.8% Eye Opening Measured RT2 Eye Pattern – 16” Backplane, Top Layer, No Counterbore

10 Gbps Data with Advanced Silicon Successful recovery of signal Not possible at 10 Gbps without advanced silicon Test Conditions 24” FR4 backplane traces 4” FR4 daughtercard traces 6-mil trace widths Top layer via connection Counterbored vias 2 7 -1 PRBS Advanced Silicon Successful data recovery Advanced materials will further improve results. Testing performed at 10 Gbps have utilized available advanced silicon techniques for successful recovery of the signal data. Without the silicon technologies, it would be very difficult to generate an acceptable eye pattern at 10 Gbps with standard and economical PCB manufacturing techniques. Additional manufacturing processes and materials can further enhance the performance of the systems at 10 Gbps and higher data rates.

Environmental Testing (MIL-COTS-Telco ) Concerns raised about MIL-COTS-Teclo acceptance of edge card connectors Address gas tight seal concerns Verifies acceptable operation under vibration MIL environment Shock (50g’s), Vibration (15g’s), Humidity (condensing) Salt fog Recognized Standards MIL-STD-1344A (MIL-COTS) IEC 603.2 (General) Telcordia GR-1217 (Telco)

Test Setup & Test Sample

Pass/Fail Criteria Discontinuity Test Method EIA-367-87 Nanosecond-Event Detection for electrical Connectors. Contacts were continuously monitored for discontinues of 10 Ohms or greater during Shock and vibration testing. No Discontinuities were noted. Low-Signal Level Contact Resistance (LLCR) 20 mV open circuit, 100 mA short circuit Insulation Resistance 500 Volts DC applied for 2 minutes to mated connector 100 MegOhm minimum allowed

Test Conclusions Passed MIL-STD-1344A tests for Humidity, Condensing Salt Fog Thermal Shock, -55 to +125 C Vibration, random 11.95 GRMS Vibration, simple harmonic motion, 15 gravity units Shock, half-sine, 11 milliseconds, 50g’s Passed Telcordia GR1217 Quality level III (highest)