Development of UW Pixel DAQ System Final Report : Fall 2014 Jimin Kim University of Washington Department of Physics/Mathematics December 11 th 2014 1.

Slides:



Advertisements
Similar presentations
Software setup with PL7 and Sycon V2.8
Advertisements

Seismic Octave Programming for Analog/Digital Converters Michael W. Siekman Electrical and Computer Engineering Senior Capstone Design Project 2007 Advisor:
June 19, 2002 A Software Skeleton for the Full Front-End Crate Test at BNL Goal: to provide a working data acquisition (DAQ) system for the coming full.
RPC Trigger Software ESR, July Tasks subsystem DCS subsystem Run Control online monitoring of the subsystem provide tools needed to perform on-
6/22/04 Slide 1 Hybrid Testing Status Lance Simms 6/22/04.
Lesson 4-Installing Network Operating Systems. Overview Installing and configuring Novell NetWare 6.0. Installing and configuring Windows 2000 Server.
Using the Trigger Test Stand at CDF for Benchmarking CPU (and eventually GPU) Performance Wesley Ketchum (University of Chicago)
 The Open Systems Interconnection model (OSI model) is a product of the Open Systems Interconnection effort at the International Organization for Standardization.
Data Acquisition Software for CMS HCAL Testbeams Jeremiah Mans Princeton University CHEP2003 San Diego, CA.
Part 1 Using the ARM board And start working with C Tutorial 5 and 6
SEABAS Firmware/Software Development Shane Colburn.
Status of the digital readout electronics Mauro Raggi and F. Gonnella LNF Photon Veto WG CERN 13/12/2011.
Storage Testing in DTM Eric St.John Software Design Engineer in Test Storageマイクロソフトディベロップメント株式会社部署名名前.
Emlyn Corrin, DPNC, University of Geneva EUDAQ Status of the EUDET JRA1 DAQ software Emlyn Corrin, University of Geneva 1.
Understanding the CORBA Model. What is CORBA?  The Common Object Request Broker Architecture (CORBA) allows distributed applications to interoperate.
GBT Interface Card for a Linux Computer Carson Teale 1.
FEI4B simulation model for IBL and DBM DAQ development Aleš Svetek J. Stefan Institute, Ljubljana CERN, 21. November 2013.
LECC2003 AmsterdamMatthias Müller A RobIn Prototype for a PCI-Bus based Atlas Readout-System B. Gorini, M. Joos, J. Petersen (CERN, Geneva) A. Kugel, R.
Status of NA62 straw electronics and services Peter LICHARD, Johan Morant, Vito PALLADINO.
Design and Performance of a PCI Interface with four 2 Gbit/s Serial Optical Links Stefan Haas, Markus Joos CERN Wieslaw Iwanski Henryk Niewodnicznski Institute.
Turbine Crane CRANES TURBINE NEA39. Turbine Crane PLANT STATUS! PV Daily Status Report.
Date: File:PRO1_12E.1 SIMATIC S7 Siemens AG All rights reserved. Information and Training Center Knowledge for Automation Troubleshooting.
Mobile DAQ Testbench ‘Mobi DAQ’ Paulo Vitor da Silva, Gerolf Schlager.
Stores the OS/data currently in use and software currently in use Memory Unit 21.
Upgrade to the Read-Out Driver for ATLAS Silicon Detectors Atlas Wisconsin/LBNL Group John Joseph March 21 st 2007 ATLAS Pixel B-Layer Upgrade Workshop.
Development of UW Pixel DAQ System Final Report : Winter 2015 Jimin Kim University of Washington Department of Mathematics/Physics March 20 th 2015.
John Coughlan Tracker Week October FED Status Production Status Acceptance Testing.
U.S. ATLAS Executive Committee August 3, 2005 U.S. ATLAS TDAQ FY06 M&O Planning A.J. Lankford UC Irvine.
Costas Foudas, The Tracker Interface to TCS, The CMS Silicon Tracker FED Crates What goes in the FED Crates ? What do we do about the VME controller.
July 17, 2013 CERN T. Flick University of Wuppertal.
IPHC - DRS Gilles CLAUS 04/04/20061/20 EUDET JRA1 Meeting, April 2006 MAPS Test & DAQ Strasbourg OUTLINE Summary of MimoStar 2 Workshop CCMOS DAQ Status.
Configuration Mapper Sonja Vrcic Socorro,
June 17th, 2002Gustaaf Brooijmans - All Experimenter's Meeting 1 DØ DAQ Status June 17th, 2002 S. Snyder (BNL), D. Chapin, M. Clements, D. Cutts, S. Mattingly.
28 June 2004ATLAS Pixel/SCT TIM FDR/PRR1 TIM tests with ROD Crate John Hill.
Digital Electronics and Computer Interfacing Tim Mewes 5. Computer Interfacing – DAQ cards.
Source Controller software Ianos Schmidt The University of Iowa.
Sensor testing and validation plans for Phase-1 and Ultimate IPHC_HFT 06/15/ LG1.
Linux Operations and Administration
1 Calorimeters LED control LHCb CALO meeting Anatoli Konoplyannikov /ITEP/ Status of the calorimeters LV power supply and ECS control Status of.
Peter W. PhillipsATLAS SCT Week, CERN, September/October 2002 Electrical Tests of SCT modules using RODs Peter W Phillips Rutherford Appleton Laboratory.
JRA-1 Meeting, Jan 25th 2007 A. Cotta Ramusino, INFN Ferrara 1 EUDRB: A VME-64x based DAQ card for MAPS sensors. STATUS REPORT.
TDAQ Experience in the BNL Liquid Argon Calorimeter Test Facility Denis Oliveira Damazio (BNL), George Redlinger (BNL).
1 Test Setups for the FE-I4 Integrated Circuit Stewart Koppell 8/1/2010.
TELL1 command line tools Guido Haefeli EPFL, Lausanne Tutorial for TELL1 users : 25.February
DAQ Status & Plans GlueX Collaboration Meeting – Feb 21-23, 2013 Jefferson Lab Bryan Moffit/David Abbott.
October Test Beam DAQ. Framework sketch Only DAQs subprograms works during spills Each subprogram produces an output each spill Each dependant subprogram.
AFP Trigger DAQ and DCS Krzysztof Korcyl Institute of Nuclear Physics - Cracow on behalf of TDAQ and DCS subsystems.
Management of the LHCb DAQ Network Guoming Liu *†, Niko Neufeld * * CERN, Switzerland † University of Ferrara, Italy.
FW and HW Status TDAQ WG 10/6/2015. Hardware MPOD: ◦ HV was NOT floating   Sensibility of current limit to external devices  Particularly for chamber.
1 Tracker Software Status M. Ellis MICE Collaboration Meeting 27 th June 2005.
ATLAS SCT/Pixel Off Detector Workshop, UCL, 15 June ROD Test Stand Lukas Tomasek LBL
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
Software tools for digital LLRF system integration at CERN 04/11/2015 LLRF15, Software tools2 Andy Butterworth Tom Levens, Andrey Pashnin, Anthony Rey.
Demo system of Belle2link Sun Dehui, Zhao Jingzhou,Liu zhen’an Trigger Lab IHEP.
TDAQ status and plans for 2008 Carlos Solans TileCal Valencia meeting 17th December 2007.
L1Calo DBs: Status and Plans ● Overview of L1Calo databases ● Present status ● Plans Murrough Landon 20 November 2006.
Jimin Kim and Austin Piehl University of Washington
Gu Minhao, DAQ group Experimental Center of IHEP February 2011
VME Pixel ROD in UW Pixel Lab Final Report
ATLAS Pre-Production ROD Status SCT Version
Institute of Nuclear Physics Polish Academy of Sciences
SLC5 VME ROD based test system for Pixel DAQ: Outlook for Spring 2014
VME Pixel ROD Setup in UW Pixel Lab B050
DAQ for ATLAS SCT macro-assembly
Jimin Kim Thinh Nguyen Sen Mao
The Software Framework available at the ATLAS ROD Crate
Test-rigs outside CERN
USBPix Readout System using FE-I4/A chip Status Update: Finalization of Threshold Tuning and Minor updates Jimin Kim and Austin Piehl Department of Physics.
The CMS Tracking Readout and Front End Driver Testing
LIU BWS Firmware status
Presentation transcript:

Development of UW Pixel DAQ System Final Report : Fall 2014 Jimin Kim University of Washington Department of Physics/Mathematics December 11 th

Table of Contents Objective/Motivation Approach Results Summary Outlook 2

Project’s Objective Deploy identical DAQ System for the ATLAS Pixel Detector at LHC in the UW Lab (Similar to SR1 Pixel Lab at CERN) Use the system setup for the DAQ Software development and various pixel DAQ tasks in an effort to understand and improve the Pixel Detector in future 3

CERN Pixel DAQ System Setup l Physical Events  Data Data Transmission Data filtering/processing Particle collision Off-detector storage Pixel Modules Opto -Board Back of Crate Card Single Board Computer Readout Driver Trigger, Timing & Control Module Pixel Modules : Store data from the physical event and send it to the readout chain Opto-Board : Optical electrical interface on the detector side Back of Crate Card : Interface between the Readout Driver and Optical links. It keeps the timing consistent between the on detector and off detector electronics. Readout Driver : Main component of the DAQ System. It accepts the serial link from the BOC and processes them into a single set of data called an ‘event fragment’. Processed data are sent out for the next readout chain for further refinement. Single Board Computer : Controls the ROD with the DAQ Software Trigger, Timing & Control Module : Interface between a ROD and ATLAS Trigger System On-Detector Electronics Off-Detector Electronics

UW Pixel DAQ System Setup Pixel Module ePP0 eBOC ROD Host Computer SBC Pixel Module : FEI3 Pixel Module with MCC. Stores data from the initial events and send it to the readout chain ePP0 (Electrical Patch Panel): Replaces Opto-board in LHC, routes the data from the module and send out to the eBOC eBOC (Electrical Back of Crate Card) : Replaces Back of Crate Card. Acts as interface between the ROD and ePP0. Also synchronizes the timing between the module and the ROD ROD (Readout Driver) : Pixel ROD Rev D. It accepts the serial link from the eBOC and processes them into a single set of data called an ‘event fragment’. Also carries out pixel calibration processes. Core hardware of the project. SBC (Single Board Computer) : Model VP-CP1. Controls the ROD with the DAQ Software. Acts as a interface between the user and the ROD (VME interface) Host Computer : Provides storage space which DAQ Software is installed to the SBC 5 Simulated input data Output data Data TransmissionData Processing

Hardware Pictures 6 Pixel Module ePP0 eBOC Readout Driver Single Board Computer Host Computer

Objectives during Fall 2014 Pixel Infrastructure – Update TDAQ to TDAQ and PixelDAQ RC5 – Test the DummyPixController functionality of the new version – Test the USBPIX mode of the TDAQ (As well as USBPIX on Windows) – Establish and understand local LabDB configuration for UW setup – Establish a complete manual from SLC6 installation to operation of TDAQ that corrects the bugs in current version. VME Interface – Establish a correct Master Mapping (PCI – VME) for UW local setup – Investigate the source of the VMEBus error (in progress) – Initiate the firmware update sequence for FMT, RTR, EFB, CTR and MDSP 7

Approach (Pixel Infrastructure) 8 SLC6 Installation Create root directory for TDAQ software install latest TDAQ packages (i686) Install necessary 32bit libraries Install PixelDAQ codes in local account (including pixTools and pixRCD) Make XML Modify LabDB configuration files Make Database Start_infr (Starts up TDAQ GUI) Installation Operation Important prior settings -AFS must be off -Check ‘Processing Limit’ -Disable auto yumupdate - Set LAB_SITE = LOCAL Bug Fixes -Added definition for IBL_ROD_IP for compiling IBLUtils Tools -Added definition of ROD_SLOT environment variable Important prior settings -AFS must be off -Check ‘Processing Limit’ -Disable auto yumupdate - Set LAB_SITE = LOCAL Bug Fixes -Added definition for IBL_ROD_IP for compiling IBLUtils Tools -Added definition of ROD_SLOT environment variable Make XML -Automatically modifies the xml files in partition directory to Local computer environment LabDB configuration files -Settings about local hardware setup and Running mode (e.g. USBPIX, DUMMY) Make Database -Compiles database files that correspond to LabDB files Make XML -Automatically modifies the xml files in partition directory to Local computer environment LabDB configuration files -Settings about local hardware setup and Running mode (e.g. USBPIX, DUMMY) Make Database -Compiles database files that correspond to LabDB files

TDAQ GUI 9

Calibration Console 10

DummyPixController 11 -DummyPixController generates data for the Digital Scan and Analog Scan - Very useful when user wants to test the functionality of the software - Has a bug of not being able to save the histogram graph file. -Can be fixed by adding export PIXSCAN_STORAGE_PATH=/daq/results In zzzz_daq.sh Digital Test Analog Test

USBPIX 12 -We can successfully ping the Multi-IO board but LED lights on the adaptor doesn’t come on when we initialize USBPIX in TDAQ - Same problem with Windows version USBPIX - Operation of USBPIX in current TDAQ has not been confirmed but it seems like there is no issue with software USBTest]$./USBTest Device USBpix ID 14, class 200, FW ver. 15 with adapter card ID 83 Normal initialization of FEI4 Adapter - USBPIX is a modular DAQ system that is supported on both Pixel Infrastructure (Linux) and Windows that supports up to two pixel modules - Used for pixel development, pixel calibration and processing in lab scale.

Understanding LabDB files 13 Alias_LOCAL.dat - Defines identification name for the Pixel Module Conn_LOCAL.dat -Defines the hardware, mode setup of the local system. -Third row of ROD_B1_S10 defines the mode pl_LOCAL.dat -Defines mapping addresses between the PixelROD and eBOC. - Also defines the hostname, IP address and hardware address of the local SBC. ROOT ROOT PARTITIONS PARTITIONS CONTAINER UP ROOT ROOT PP0S PP0S CONTAINER UP ROOT ROOT OBLINKMAPS OBLINKMAPS CONTAINER UP ROOT ROOT RODBOCLINKMAPS RODBOCLINKMAPS CONTAINER UP PARTITIONS CONTAINER LAB LAB PARTITION UP PP0S CONTAINER PP0_1 PP0_1 PP0 UP OBLINKMAPS CONTAINER EL_TYPE EL_TYPE OBLINKMAP UP RODBOCLINKMAPS CONTAINER ELBOC_1 ELBOC_1 RODBOCLINKMAP UP LAB PARTITION ROD_CRATE_1 ROD_CRATE_1 RODCRATE UP ROD_CRATE_1 RODCRATE SLOT_1 SBC01 SBC UP ROD_CRATE_1 RODCRATE SLOT_10 ROD_B1_S10 RODBOC UP ROD_B1_S10 RODBOC LINK_MAP ELBOC_1 RODBOCLINKMAP ROD_B1_S10 ROD_B1_S10 RODBOC AA L1_B06_S1 OPTOBOARD UP ROD_B1_S10 RODBOC USBPIX -1 CTRLTYPE UP L1_B06_S1 OPTOBOARD LINK_MAP EL_TYPE OBLINKMAP UP L1_B06_S1 OPTOBOARD PP0 L1_B06_S1_A6 PP0 OB L1_B06_S1_A6 PP0 1 L1_B06_S1_A6_M4A MODULE UP M OFFLINEID L1_B06_S1_A6_M4A M PRODID L1_B06_S1_A6_M4A SBC01 SBC STRING Network_ipName pixlab06.phys.washington.edu SBC01 SBC STRING Network_ipAddr SBC01 SBC STRING Network_hwAddr 00:21:9B:3A:8C:16 L1_B06_S1_A6_M4A MODULE BOOL Enable_readout 1 L1_B06_S1_A6_M4A MODULE INT Identifier_ModuleId 1 L1_B06_S1_A6_M4A MODULE INT Identifier_GroupId 1

Approach (VME Interface) 14 SBC ROD VME Master Map Host Computer SBC ROD Host Computer

VME MasterMap 15 ======================================================================================= LSI VME address range PCI address range EN WP VDW VAS AM Type PCI space ffffffff ffffffff No No D32 A32 UD SC PCI MEM Yes Yes D32 A32 UD SC PCI MEM No No D32 A32 UD SC PCI MEM No No D32 A32 UD SC PCI MEM ffffffff ffffffff No No D32 A32 UD SC PCI MEM No No D32 A32 UD SC PCI MEM No No D32 A32 UD SC PCI MEM No No D32 A32 UD SC PCI MEM ======================================================================================= PCI address range takes from 1.25Gb ~ 1.5Gb VME address range takes from 0 ~ 256Mb. Slot 7 is within the range of 112Mb ~ 124Mb

VMEBus Error Debugging 16 ================== R O D S T A T U S ==================== > Slot : 7 > Base adress : 0x > Byte order OK : Yes > Serial Number : -1 > ROD rev. : 0 > MDSP program rev. : c0ffee > FMT program rev. : 2 > EFB program rev. : 0 > RTR program rev. : 0 > RCF program rev. : 0 > Number of slave DSPs : 4 > > Primitive state : Idle > ==================================================== - scanvme is able to detect the ROD at slot7 - vme_rcc_test indicates that we can execute different read cycles on the addresses at slot7 ~/daq/RodDaq/RodUtils]$ scanvme -a 32 -d 8 -p 0x ============================== step size = 0x space = A32 bus width = D8 AM code = Data ============================== PCI base address = 0x VMEbus time-out temporarily reduced to 16 us to speed up scanning process Got response from address 0x Got response from address 0x Got response from address 0x Got response from address 0x Got response from address 0x07c00000 Debug(102, ): VME_BusErrorInfoGet: Error from ioctl, errno = 0x208 - After re-plugging in our ROD,./GetRodStatus outputs result, but VMEBus error is still present in the code -The identification of source of this error is still ongoing along with understanding the code

Outlook VME Interface – Identify any VMEBus error (Currently using VMDIS 8003) – Step through the firmware update for different components on the ROD – Connect the remaining hardware Pixel Infrastructure – Run calibration scans with USBPIX using FEI4 (As well as in Windows) – Operation in SBC once the hardware is setup 17

Summary TDAQ and PixelDAQ have been updated to TDAQ and PixelDAQ RC5 We now have a functioning DummyPixController for the latest TDAQ version Pixel Infrastructure is ready to run USBPIX scans Local LabDB configuration files that are consistent with UW setup have been established Complete manual on TDAQ installation/Operation and Netboot are now online. Previous installation attempts on other two accounts were successful We now have a correct PCI – VME mapping configuration and a better knowledge about debugging VME communication errors. (Thanks to Markus) VME software configuration is correct, but we still see a VMEBus error when we run./GetRodStatus. Analysis work is in progress. 18

Questions? 19

Special Thanks to Nicholas Dreyer (UW) Joern Grosse Knetter (Gottingen) Markus Joos (CERN) Matthias (SLAC) 20