Fast Online Synthesis of Generally Programmable Digital Microfluidic Biochips Dan Grissom and Philip Brisk University of California, Riverside CODES+ISSS.

Slides:



Advertisements
Similar presentations
Force-Directed List Scheduling for DMFBs Kenneth ONeal, Dan Grissom, Philip Brisk Department of Computer Science and Engineering Bourns College of Engineering.
Advertisements

Enhanced matrix multiplication algorithm for FPGA Tamás Herendi, S. Roland Major UDT2012.
A Field-Programmable Pin-Constrained Digital Microfluidic Biochip Dan Grissom and Philip Brisk University of California, Riverside Design Automation Conference.
NCKU CSIE EDALAB Shang-Tsung Yu, Sheng-Han Yeh, and Tsung-Yi Ho Electronic Design Automation Laboratory.
Ripple: An Effective Routability-Driven Placer by Iterative Cell Movement Xu He, Tao Huang, Linfu Xiao, Haitong Tian, Guxin Cui and Evangeline F.Y. Young.
Optimal Testing of Digital Microfluidic Biochips: A Multiple Traveling Salesman Problem R. Garfinkel 1, I.I. Măndoiu 2, B. Paşaniuc 2 and A. Zelikovsky.
Droplet-Aware Module-Based Synthesis for Fault-Tolerant Digital Microfluidic Biochips Elena Maftei, Paul Pop, and Jan Madsen Technical University of Denmark.
Genome-scale disk-based suffix tree indexing Benjarath Phoophakdee Mohammed J. Zaki Compiled by: Amit Mahajan Chaitra Venus.
Iterative Relaxation of Constraints (IRC) Can’t solve originalCan solve relaxed PRMs sample randomly but… start goal C-obst difficult to sample points.
Revisiting a slide from the syllabus: CS 525 will cover Parallel and distributed computing architectures – Shared memory processors – Distributed memory.
Routability-Driven Blockage-Aware Macro Placement Yi-Fang Chen, Chau-Chin Huang, Chien-Hsiung Chiou, Yao-Wen Chang, Chang-Jen Wang.
CS244-Introduction to Embedded Systems and Ubiquitous Computing Instructor: Eli Bozorgzadeh Computer Science Department UC Irvine Winter 2010.
Scheduling with Optimized Communication for Time-Triggered Embedded Systems Slide 1 Scheduling with Optimized Communication for Time-Triggered Embedded.
Dynamic NoC. 2 Limitations of Fixed NoC Communication NoC for reconfigurable devices:  NOC: a viable infrastructure for communication among task dynamically.
Triple Patterning Aware Detailed Placement With Constrained Pattern Assignment Haitong Tian, Yuelin Du, Hongbo Zhang, Zigang Xiao, Martin D.F. Wong.
Tabu Search-Based Synthesis of Dynamically Reconfigurable Digital Microfluidic Biochips Elena Maftei, Paul Pop, Jan Madsen Technical University of Denmark.
Offline Programming to Online using IPS
Authors: Weiwei Chen, Ewa Deelman 9th International Conference on Parallel Processing and Applied Mathmatics 1.
Design and Verification Tools for Continuous Fluid Flow- based Microfluidic Devices Jeffrey McDaniel, Auralila Baez, Brian Crites, Aditya Tammewar, Philip.
Area-I/O Flip-Chip Routing for Chip-Package Co-Design Progress Report 方家偉、張耀文、何冠賢 The Electronic Design Automation Laboratory Graduate Institute of Electronics.
High-Quality, Deterministic Parallel Placement for FPGAs on Commodity Hardware Adrian Ludwin, Vaughn Betz & Ketan Padalia FPGA Seminar Presentation Nov.
NCKU CSIE EDALAB Department of Computer Science and Information Engineering National Cheng Kung University Tainan, Taiwan Tsung-Wei.
A Field-Programmable Pin-Constrained Digital Microfluidic Biochip Dan Grissom and Philip Brisk University of California, Riverside Design Automation Conference.
Recent Research and Emerging Challenges in the System-Level Design of Digital Microfluidic Biochips Paul Pop, Elena Maftei, Jan Madsen Technical University.
Min Xu1, Yunfeng Zhu2, Patrick P. C. Lee1, Yinlong Xu2
Automatic Synthesis of Microfluidic Large Scale Integration Chips from a Domain-Specific Language Jeffrey McDaniel, Christopher Curtis, Philip Brisk University.
Mobile Relay Configuration in Data-Intensive Wireless Sensor Networks.
Regularity-Constrained Floorplanning for Multi-Core Processors Xi Chen and Jiang Hu (Department of ECE Texas A&M University), Ning Xu (College of CST Wuhan.
Path Scheduling on Digital Microfluidic Biochips Dan Grissom and Philip Brisk University of California, Riverside Design Automation Conference San Francisco,
Synchronization Transformations for Parallel Computing Pedro Diniz and Martin Rinard Department of Computer Science University of California, Santa Barbara.
Ping-Hung Yuh, Chia-Lin Yang, and Yao-Wen Chang
SVM-Based Routability-Driven Chip-Level Design for Voltage-Aware Pin-Constraint EWOD Chips Qin Wang 1, Weiran He, Hailong Yao 1, Tsung-Yi Ho 2, Yici Cai.
Tao Lin Chris Chu TPL-Aware Displacement- driven Detailed Placement Refinement with Coloring Constraints ISPD ‘15.
ILP-Based Pin-Count Aware Design Methodology for Microfluidic Biochips Chiung-Yu Lin and Yao-Wen Chang Department of EE, NTU DAC 2009.
1 Short Term Scheduling. 2  Planning horizon is short  Multiple unique jobs (tasks) with varying processing times and due dates  Multiple unique jobs.
CS244-Introduction to Embedded Systems and Ubiquitous Computing Instructor: Eli Bozorgzadeh Computer Science Department UC Irvine Winter 2010.
Exact routing for digital microfluidic biochips with temporary blockages OLIVER KESZOCZE ROBERT WILLE ROLF DRECHSLER ICCAD’14.
1. Placement of Digital Microfluidic Biochips Using the T-tree Formulation Ping-Hung Yuh 1, Chia-Lin Yang 1, and Yao-Wen Chang 2 1 Dept. of Computer Science.
A SAT-Based Routing Algorithm for Cross-Referencing Biochips Ping-Hung Yuh 1, Cliff Chiung-Yu Lin 2, Tsung- Wei Huang 3, Tsung-Yi Ho 3, Chia-Lin Yang 4,
Resource Mapping and Scheduling for Heterogeneous Network Processor Systems Liang Yang, Tushar Gohad, Pavel Ghosh, Devesh Sinha, Arunabha Sen and Andrea.
Johnathan Fiske, *Dan Grissom, Philip Brisk
Timing-Driven Routing for FPGAs Based on Lagrangian Relaxation
NCKU CSIE EDALAB Tsung-Wei Huang, Chun-Hsien Lin, and Tsung-Yi Ho Department of Computer Science and Information Engineering.
NCKU CSIE EDALAB Tsung-Wei Huang and Tsung-Yi Ho Department of Computer Science and Information Engineering National Cheng.
1 of 16 April 25, 2006 System-Level Modeling and Synthesis Techniques for Flow-Based Microfluidic Large-Scale Integration Biochips Contact: Wajid Hassan.
Wajid Minhass, Paul Pop, Jan Madsen Technical University of Denmark
FPGA CAD 10-MAR-2003.
Static Timing Analysis
ILP-Based Synthesis for Sample Preparation Applications on Digital Microfluidic Biochips ABHIMANYU YADAV, TRUNG ANH DINH, DAIKI KITAGAWA AND SHIGERU YAMASHITA.
Virtual-Channel Flow Control William J. Dally
Synthesis of Digital Microfluidic Biochips with Reconfigurable Operation Execution Elena Maftei Technical University of Denmark DTU Informatics
Synthesis of Reliable Digital Microfluidic Biochips using Monte Carlo Simulation Elena Maftei, Paul Pop, Florin Popenţiu Vlădicescu Technical University.
Routing-Based Synthesis of Digital Microfluidic Biochips Elena Maftei, Paul Pop, Jan Madsen Technical University of Denmark CASES’101Routing-Based Synthesis.
1 Architecture of Datapath- oriented Coarse-grain Logic and Routing for FPGAs Andy Ye, Jonathan Rose, David Lewis Department of Electrical and Computer.
Synthesis of Biochemical Applications on Digital Microfluidic Biochips with Operation Variability Mirela Alistar, Elena Maftei, Paul Pop, Jan Madsen.
1 Placement-Aware Architectural Synthesis of Digital Microfluidic Biochips using ILP Elena Maftei Institute of Informatics and Mathematical Modelling Technical.
Marilyn Wolf1 With contributions from:
Contents Introduction Bus Power Model Related Works Motivation
Jacob R. Lorch Microsoft Research
A Methodology for System-on-a-Programmable-Chip Resources Utilization
Architecture Synthesis for Cost Constrained Fault Tolerant Biochips
Elena Maftei Technical University of Denmark DTU Informatics
Introduction to cosynthesis Rabi Mahapatra CSCE617
Fault-Tolerant Architecture Design for Flow-Based Biochips
Peter Poplavko, Saddek Bensalem, Marius Bozga
Verilog to Routing CAD Tool Optimization
Microfluidic Biochips
Discrete Mathematics CMP-101 Lecture 12 Sorting, Bubble Sort, Insertion Sort, Greedy Algorithms Abdul Hameed
FPGA Glitch Power Analysis and Reduction
Windows Virtual PC / Hyper-V
Presentation transcript:

Fast Online Synthesis of Generally Programmable Digital Microfluidic Biochips Dan Grissom and Philip Brisk University of California, Riverside CODES+ISSS (ESWEEK) Tampere, Finland, October 10

2 The Future Of Chemistry Miniaturization + Automation

3 Applications Biochemical assays and immunoassays Clinical pathology Drug discovery and testing Rapid assay prototyping Testing new drugs (via lung-on-a-chip) Biochemical terror and hazard detection DNA extraction & sequencing

4 Digital Microfluidic Biochips (DMFB) 101

Resource-constrained scheduling of operations into time-steps Time-step ~ scheduling unit, usually 1s or 2s Placement of operations during each time-step into modules Module ~ 2D group of cells where operation takes place for 1+ time-steps Routing of droplets between operations between time-steps 5 DMFB High Level Synthesis

Goal: Online Synthesis Why: Programmability, control-flow, live-feedback Problem: Past, optimized methods are too complex Solution: Synthesis with good results in little time 6 High Level Motivation

Virtual topology applied to physical DMFB All cells are physically the same Virtual topology restricts location of operations (modules) Regular module placement 7 Solution: Virtual Topology

Modules can be different sizes Input (output) ports on top/bottom left (right) cells Droplets can wait in I/O cells as long as necessary Arriving droplets will not interfere with departing droplets 8 Modules & Virtual I/O Ports

9 Droplet Synchronization Mix operation Split operation Storage operation

Simplifies the synthesis process Scheduling: Gives clear number of resources (no guessing) Placement: No placement; instead choose a free module Routing: Topology and module syncing guarantees routability 10 Why a Virtual Topology?

We choose list-scheduling (LS) with several constraints Constructive algorithm -- one iteration Much faster than iterative algorithms (e.g., genetic algorithms) Total number of available resources dictated by virtual topology 11 Scheduling Resources available each time-step 2 general modules 1 heating module 1 detect module

We convert placement into a binding problem Modules are pre-placed at regular intervals Module can be viewed as a fixed resource It’s either available or not 12 Placement Traditional Free Placement Proposed Fixed Placement

Operations are bound to modules of the same type Will never have to reschedule since fixed placement gave scheduler precise resource availability 13 Placement (…continued) Ex: Time-step 2 M1 T:[8-11) R:B M5 T:[5-8) R:B M6 T:[5-8) R:B M1 T:[2-5) R:B M2 T:[2-5) R:B M3 T:[2-5) R:H M4 T:[2-5) R:D

Greedy left-edge algorithm used for binding Operations sorted by start time into module-type bins Operations bound greedily to specific modules 14 Placement (…continued)

Simplified Soukup Maze Router [Roy, 2010] Independent routes computed for each droplet 15 Routing Independent routes

Simplified Soukup Maze Router [Roy, 2010] All routes compacted; stalls added if necessary 16 Routing (…continued) - Droplets may collide if all start at same time

17 Routing (…continued) Independent routes compacted Stalls added mid-route if possible 5 4 S1123/63/64/54/55/45/46/36/321S T2T Deadlock!

18 Routing (…continued) Independent routes compacted Stalls added at beginning otherwise Guaranteed to work because of designated module I/Os 5 4 S1123/63/64/54/55/45/46/36/321S T2T

19 Routing (…continued) Sub-problem 1 Compaction Sub-problem 2 Compaction

20 Experimental Results Compared 2 flows Our online: List Scheduler  Fixed Binding  Simplified Maze Router Traditional offline: Genetic Scheduler  Simulated Annealing Placer  Simplified Maze Router Used high-end and low-end platforms 2.8GHz Intel Core i7, 4GB RAM, 64-bit Windows 7 1GHz Intel Atom, 512MB RAM, TimeSys 11 Linux

21 Benchmarks PCR In-Vitro Diagnostics 5 different combos of samples/reagents Colorimetric Protein

22 Results - Scheduling Genetic scheduling produces comparable schedules, but takes more time

23 Results - Placement Our binder uses more space, but produces valid solutions in significantly less time

24 Results - Routing Routing method is comparable for both flows

25 Results - Entire Flow Assay times (solutions) comparable for online/offline Offline spends most of time computing synthesis Online spends almost entire time running assay

26 Conclusion Presented a flow for online synthesis Scheduling, placement and routing simplified by virtual topology Scheduling: Know precise resource availability Placement: Free placement simplified to binding Routing: VT guarantees a deadlock-free route Other fast scheduler/routers can be used Biggest savings from fixed placement Produces quality synthesis solutions in ms

27 Microfluidics Simulator Open source release

28

29 Synthesis Example: Scheduling Scheduler Input Assay (DAG) Scheduled Assay (DAG) DMFB Architecture

Placer 30 Synthesis Example: Placement Scheduled Assay (DAG) Placement Information

31 Synthesis Example: Routing Placement Router Final Output

Maximum number of droplets permitted on DMFB Leave a “bubble” for a droplet Any droplet can be isolated in any module 32 Scheduling (…continued) Results in scheduling DEADLOCKResults in schedulable configuration