Development of the Readout ASIC for Muon Chambers E. Atkin, I. Bulbalkov, A. Voronin, V. Ivanov, P. Ivanov, E. Malankin, D. Normanov, V. Samsonov, V. Shumikhin,

Slides:



Advertisements
Similar presentations
KLOE II Inner Tracker - FEE Status Antonio Ranieri RD51 Collaboration Meeting Paris October 2008 INFN-Bari S ervizio E lettronico L aboratori F rascati.
Advertisements

E. Atkin, E. Malankin, V. Shumikhin NRNU MEPhI, Moscow 1.
Specific requirements for analog electronics of a high counting rate TRD Vasile Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28,
SKIROC New generation readout chip for ECAL M. Bouchel, J. Fleury, C. de La Taille, G. Martin-Chassard, L. Raux, IN2P3/LAL Orsay J. Lecoq, G. Bohner S.
1 Summary of WG5 MPGD related Electronics Wed. Oct. 15 th, 2008 Prepared by W. Riegler, presented (and interpreted) by H. Van der Graaf 2 nd RD51 Collaboration.
Bulk Micromegas Our Micromegas detectors are fabricated using the Bulk technology The fabrication consists in the lamination of a steel woven mesh and.
Front-end electronics for Time Projection Chamber I.Konorov Outlook:  TPC requirements  TPC readout options  Options for TPC FE chips  Prototype TPC.
MDT-ASD PRR C. Posch30-Aug-02 1 Specifications, Design and Performance   Specifications Functional Analog   Architecture Analog channel Programmable.
SiLC Front-End Electronics LPNHE Paris March 15 th 2004.
A.Kashchuk Muon meeting, CERN Presented by A.Kashchuk.
Requirements to RICH FEE Serguei Sadovsky IHEP, Protvino CBM meeting GSI, 10 March 2005.
Development of Readout ASIC for FPCCD Vertex Detector 01 October 2009 Kennosuke.Itagaki Tohoku University.
Preliminary LumiCAL FEE Specification Presented by Alexander Solin NC PHEP FCAL collaboration meeting, February 12-13, 2006, Krakow (INP PAS),
MR (7/7/05) T2K electronics Beam structure ~ 8 (9?) bunches / spill bunch width ~ 60 nsec bunch separation ~ 600 nsec spill duration ~ 5  sec Time between.
Readout ASIC for SiPM detector of the CTA new generation camera (ALPS) N.Fouque, R. Hermel, F. Mehrez, Sylvie Rosier-Lees LAPP (Laboratoire d’Annecy le.
1 Status of GEM DHCAL Andy White For GEM-TGEM/DHCAL Group March 21, 2011 ALCPG11 Workshop Univ. of Oregon Introduction 30cmx30cm 2D readout with KPiX chip.
P. Baron CEA IRFU/SEDI/LDEFACTAR WORKSHOP Bordeaux (CENBG) June 17, Functionality of AFTER+ chip applications & requirements At this time, AFTER+
Building blocks 0.18 µm XFAB SOI Calice Meeting - Argonne 2014 CALIIMAX-HEP 18/03/2014 Jean-Baptiste Cizel - Calice meeting Argonne 1.
RICH 2004, Playa del Carmen, Mexico, December 1 st, The BTeV RICH front end electronics Marina Artuso For the RICH Group M. Artuso, S. Blusk, C.
Progress on STS CSA chip development E. Atkin Department of Electronics, MEPhI A.Voronin SINP, MSU.
Self triggered readout of GEM in CBM J. Saini VECC, Kolkata.
P. Baron CEA IRFU/SEDI/LDEFACTAR Meeting Santiago de Compostela March 11, A review of AFTER+ chip Its expected requirements At this time, AFTER+
Hold signal Variable Gain Preamp. Variable Slow Shaper S&H Bipolar Fast Shaper 64Trigger outputs Gain correction (6 bits/channel) discriminator threshold.
1 G.Pessina, RICH Elec Upg, 11 April 2010 Analog Channels per chip4 to 8 Digital channel per chip4 to 8 Wire-bond pitch (input channels) Input capacitance.
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
ICPPA-2015 Moscow Oct ASIC for calorimetric measurements in astrophysical experiment NUCLEON (overview) E. Atkin1, A. Voronin1,2, D. Karmanov2,
L.Royer– Calice LLR – Feb Laurent Royer, J. Bonnard, S. Manen, P. Gay LPC Clermont-Ferrand R&D pole MicRhAu dedicated to High.
Calibration of the gain and measurement of the noise for the apv25 electronics K. Gnanvo, N. Liyanage, C.Gu, K. Saenboonruang From INFN Italy: E. Cisbani,
Status of the n-XYTER testing Knut Solvag, Gerd Modzel, Christian Schmidt, Markus Höhl, Andrea Brogna, Ullrich Trunk, Hans-Kristian Soltveit CBM.
Readout Architecture for MuCh Introduction of MuCh Layout of Much ( proposed several schemes) Read ASIC’s Key features Basic Readout chain ROC Block Diagram.
Fermilab Silicon Strip Readout Chip for BTEV
1 19 th January 2009 M. Mager - L. Musa Charge Readout Chip Development & System Level Considerations.
MuTr Chamber properties K.Shoji Kyoto Univ.. Measurement of MuTr raw signal Use oscilloscope & LabView Read 1 strip HV 1850V Gas mixture Ar:CO 2 :CF 4.
VMM Update Front End ASIC for the ATLAS Muon Upgrade V. Polychronakos BNL RD51 - V. Polychronakos, BNL10/15/131.
CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,
CBM 12 th Meeting, October 14-18, 2008, Dubna Present status of the first version of NIHAM TRD-FEE analogic CHIP Vasile Catanescu and Mihai Petrovici NIHAM.
F. Murtas CERN-INFN Frascati December 2 th 2013 – He3 free detectors Italy Workshop 1 Front End Electronics for GEM detector  Neutron detectors and GEM.
Proposal for Gaspard Front-end electronics E. Rauly, V.Chambert 1Valérie Chambert, IPNO, 29 juin 2012.
Analog Front End For outer Layers of SVT (L.4 & L.5) Team:Luca BombelliPost Doc. Bayan NasriPh.D. Student Paolo TrigilioMaster student Carlo FioriniProfessor.
CEA DSM Irfu IDeF-X HD Imaging Detector Front-end for X-ray with High Dynamic range Alicja Michalowska, CEA-IRFU 1 Journées VLSI June 2010.
TOTEM CSC construction and Quality Control Status report A.Krivshich Petersburg Nuclear Physics Institute March 07, 2006 CERN.
A Low-noise Front-end ASIC design based on TOT technique for Read-out of Micro-Pattern Gas Detectors Huaishen Li, Na Wang, Wei Lai, Xiaoshan Jiang 1 State.
The design of fast analog channels for the readout of strip detectors in the inner layers of the SuperB SVT 1 INFN Sezione di Pavia I Pavia, Italy.
Status of front-end electronics for the OPERA Target Tracker
Budker INP V.Aulchenko1,2, L.Shekhtman1,2, V.Zhulanov1,2
M. Manghisoni, L. Ratti Università degli Studi di Pavia INFN Pavia
Valerio Re Università di Bergamo and INFN, Pavia, Italy
KLOE II Inner Tracker FEE
Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011
A General Purpose Charge Readout Chip for TPC Applications
on behalf of the AGH and UJ PANDA groups
CTA-LST meeting February 2015
Readiness of the TPC P. Colas What is left before final design?
INFN Pavia and University of Bergamo
DHCAL TECH PROTO READOUT PROPOSAL
Saikat Biswas, A. Abuhoza, U. Frankenfeld, C. Garabatos,
Functional diagram of the ASD
Application of VATAGP7 ASICs in the Silicon detectors for the central tracker (forward part) S. Khabarov, A. Makankin, N. Zamiatin, ,
L. Ratti, M. Manghisoni Università degli Studi di Pavia INFN Pavia
Jean-Francois Genat LPNHE Universite Pierre et Marie Curie CNRS/IN2P3
A Readout Electronics System for GEM Detectors
Status of GEM DHCAL Andy White RD51 Collaboration Meeting CERN
A Low Power Readout ASIC for Time Projection Chambers in 65nm CMOS
A Fast Binary Front - End using a Novel Current-Mode Technique
Status of n-XYTER read-out chain at GSI
BESIII EMC electronics
Status of the CARIOCA project
Pre-installation Tests of the LHCb Muon Chambers
Signal processing for High Granularity Calorimeter
ME instrument and in-orbit performance
Presentation transcript:

Development of the Readout ASIC for Muon Chambers E. Atkin, I. Bulbalkov, A. Voronin, V. Ivanov, P. Ivanov, E. Malankin, D. Normanov, V. Samsonov, V. Shumikhin, A. Gusev, S. Vinogradov, O. Shumkin, I. Sagdiev ASIC

Muon chambers GEM features Specifications Prototype ASIC Functionality tests Tests with detector prototypes Plans Plan 2 International Conference on Particle Physics and Astrophysics, October,2015 (Moscow)

GEM & ThickGEM Muon Chambers 3 International Conference on Particle Physics and Astrophysics, October,2015 (Moscow) Micromegas Giomataris Y et al. NIM ( 1996) 376

Slow charge collection (e.g. vs Silicon Strips) High Voltage applies to the foils Sparkling probability High output capacitance (10 and 100 pF) High spatial resolution Features 4 International Conference on Particle Physics and Astrophysics, October,2015 (Moscow)

high input count rate range up to 10 7 c.p.s/c in the middle of detector -> - S/N maximization at the periphery - hit rate optimization at the central pads Detector capacitance range: C D ~ (10-50) pF. Up to 1,5 mln chs. -> area efficiency & low power consumption Data-driven & Self-triggered readout -> timestamp Design Approach 5 International Conference on Particle Physics and Astrophysics, October,2015 (Moscow)

8 Analog Channels Discriminators Threshold DACs 8 x SAR ADCs ESD protection Output Buffers (50 Ω) Calibration Capacitance (1 pF) Die Size 3240 x 1525 μm 2 Package CPGA120 Process UMC 180 MMRF Europractice double miniASIC Run Prototype ASIC for Muon Chambers 6 International Conference on Particle Physics and Astrophysics, October,2015 (Moscow)

Analog Channel Architecture 7 Slow Channel: Slow shaper ( τ p = 260 ns ) Analog differential driver1 DAC1 Comparator1 Fast Channel: Fast shaper ( τ p = 60 ns) Analog differential driver2 DAC2 Comparator2 International Conference on Particle Physics and Astrophysics, October,2015 (Moscow)

Die Size 3240 x 1525 μ m 2 UMC CMOS MMRF 180 CPGA 120 Package 6 Metal Layers 90 PADs PADs ESD MUCH ASIC layout International Conference on Particle Physics and Astrophysics, October,2015 (Moscow)

Functionality: Electrical tests ( input signal source – pulse generator) MUCHv2 tests with GEM detector (detector prototype for the muon system of the CBM experiment), electrical check and measurements with the radioactive source 55 Fe. Test bench 9 International Conference on Particle Physics and Astrophysics, October,2015 (Moscow)

Test bench 10 International Conference on Particle Physics and Astrophysics, October,2015 (Moscow)

Lab study (Electrical tests) 11 CSA SHAPERS COMPARATOR DAC REGISTER International Conference on Particle Physics and Astrophysics, October,2015 (Moscow)

Lab study (Dynamic Range) 12 International Conference on Particle Physics and Astrophysics, October,2015 (Moscow)

Lab study (Noise estimation) 13 Slow channel: 1000 Cdet = 20pF 1500 Cdet = 50 pF International Conference on Particle Physics and Astrophysics, October,2015 (Moscow) Fast channel: 1800 Cdet = 20pF 2100 Cdet = 50 pF

Lab study with GEM prototypes at PNPI 14 Test bench with the gas-filled detector based on the GEM and TGEM technologies, gas and high voltage (HV) system and the front- end electronic prototype The measurements were carried with the Ar/CO2 gas mixture and the 55 Fe source International Conference on Particle Physics and Astrophysics, October,2015 (Moscow)

Measured parameters 15 International Conference on Particle Physics and Astrophysics, October,2015 (Moscow) №ParameterSimulationMeasurements 1Dynamic range1 – 100 fC 2Detector capacitanceup to 100 pFup to 80 pF 3CSA rise time50 ns30 ns 4Shaping times (fast and slow)60 and 260 ns50 and 250 ns 5Slow channel gain5 mV/fC4.4 mV/fC 6Fast channel gain5.5 mV/fC5 mV/fC 9Slow channel 50 pF Cdet800 el1500 el 11Fast channel 50 pF Cdet1200el2000 el 10 Power consumption (per channel) 10 mW13 mW

8 channel prototype ASIC for muon chambers was designed and prototyped in UMC 180 nm process Functionality was tested with the pulse generator Measurement of 55 Fe spectrum was provided with GEM detector and the ASIC Development of the 64 channels ASIC for muon chambers is proceeded. Summary 16 International Conference on Particle Physics and Astrophysics, October,2015 (Moscow)

Thank you for Your attention!