Shared Memory switches Masoud Sabaei Assistant professor Computer Engineering and Information Technology Department, Amirkabir University of Technology.

Slides:



Advertisements
Similar presentations
Technische universiteit eindhoven 1 Problem 16: Design-space Exploration Jeroen Voeten, Bart Theelen Eindhoven University of Technology Embedded Systems.
Advertisements

ATM( Asynchronous Transfer Mode) SWITCHING Group 1
ATM Switch Architectures
Lecture 4. Topics covered in last lecture Multistage Switching (Clos Network) Architecture of Clos Network Routing in Clos Network Blocking Rearranging.
EECC694 - Shaaban #1 lec # 10 Spring Asynchronous Transfer Mode (ATM) ATM is a specific asynchronous packet-oriented information, multiplexing.
Bio Michel Hanna M.S. in E.E., Cairo University, Egypt B.S. in E.E., Cairo University at Fayoum, Egypt Currently is a Ph.D. Student in Computer Engineering.
Chapter 6 Computer Architecture
Characteristics of Multichannel Switch * Multichannel Switching The switch has the ability to group channels arbitrarily and support super-rate switching.
7-1 Chapter 7 - Memory Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring Computer Architecture and.
10.2 Characteristics of Computer Memory RAM provides random access Most RAM is volatile.
The Performance of Spin Lock Alternatives for Shared-Memory Microprocessors Thomas E. Anderson Presented by David Woodard.
What's inside a router? We have yet to consider the switching function of a router - the actual transfer of datagrams from a router's incoming links to.
Making Parallel Packet Switches Practical Sundar Iyer, Nick McKeown Departments of Electrical Engineering & Computer Science,
1 Performance Results The following are some graphical performance results out of the literature for different ATM switch designs and configurations For.
1 Advances in Optical Switching Mohammad Ilyas, PhD College of Engineering & Computer Science Florida Atlantic University Boca Raton, Florida USA
Chapter 10 Switching Fabrics. Outline Physical Interconnection Physical box with backplane Individual blades plug into backplane slots Each blade contains.
A Flexible Parallel Architecture Adapted to Block-Matching Motion-Estimation Algorithms Santanu Dutta, and Wayne Wolf IEEE Trans. On CSVT, vol. 6, NO.
6/22/20151 CLOS-NETWORK SWITCHES. H. Jonathan Chao 6/22/2015 Page 2 A Growable Switch Configuration i j.
ATM COMPONENTS Presented by: ANG BEE KEEWET CHONG SIT MEIWET LAI YIN LENGWET LEE SEANG LEIWET
Opportunistic Packet Scheduling and Media Access Control for Wireless LANs and Multi-hop Ad Hoc Networks Jianfeng Wang, Hongqiang Zhai and Yuguang Fang.
1 ATM Switching: An Overview Carey Williamson Department of Computer Science University of Calgary.
1 IP routers with memory that runs slower than the line rate Nick McKeown Assistant Professor of Electrical Engineering and Computer Science, Stanford.
Buffer Management for Shared- Memory ATM Switches Written By: Mutlu Apraci John A.Copelan Georgia Institute of Technology Presented By: Yan Huang.
Load Balanced Birkhoff-von Neumann Switches
ATM SWITCHING. SWITCHING A Switch is a network element that transfer packet from Input port to output port. A Switch is a network element that transfer.
1 Lecture 7: Interconnection Network Part I: Basic Definitions Part II: Message Passing Multicomputers.
TO p. 1 Spring 2006 EE 5304/EETS 7304 Internet Protocols Tom Oh Dept of Electrical Engineering Lecture 9 Routers, switches.
1 Copyright © Monash University ATM Switch Design Philip Branch Centre for Telecommunications and Information Engineering (CTIE) Monash University
Top Level View of Computer Function and Interconnection.
Switching Fourth Meeting. Switching Modes Circuit Switching Continuous link Exclusive Packet Switching No continuous link Data is divided into packets.
Survey of Performance Analysis on Banyan Networks Written By Nathan D. Truhan Kent State University.
Univ. of TehranAdv. topics in Computer Network1 Advanced topics in Computer Networks University of Tehran Dept. of EE and Computer Engineering By: Dr.
Anshul Kumar, CSE IITD CSL718 : Multiprocessors Interconnection Mechanisms Performance Models 20 th April, 2006.
MEMORY ORGANIZTION & ADDRESSING Presented by: Bshara Choufany.
EEE440 Computer Architecture
1 Optical Packet Switching Techniques Walter Picco MS Thesis Defense December 2001 Fabio Neri, Marco Ajmone Marsan Telecommunication Networks Group
Computer Science 101 Computer Systems Organization.
Case Study: The Abacus Switch CS Goals and Considerations Handles cell relay (fixed-size packets) Can be modified to handle variable-sized packets.
ECEG-3202 Computer Architecture and Organization Chapter 3 Top Level View of Computer Function and Interconnection.
Final Chapter Packet-Switching and Circuit Switching 7.3. Statistical Multiplexing and Packet Switching: Datagrams and Virtual Circuits 4. 4 Time Division.
1 Data Link Layer Lecture 23 Imran Ahmed University of Management & Technology.
Jon Turner Resilient Cell Resequencing in Terabit Routers.
Dr Mohamed Menacer College of Computer Science and Engineering, Taibah University CE-321: Computer.
Interconnect Networks Basics. Generic parallel/distributed system architecture On-chip interconnects (manycore processor) Off-chip interconnects (clusters.
Buffered Crossbars With Performance Guarantees Shang-Tse (Da) Chuang Cisco Systems EE384Y Thursday, April 27, 2006.
Lecture Note on Switch Architectures. Function of Switch.
1 A quick tutorial on IP Router design Optics and Routing Seminar October 10 th, 2000 Nick McKeown
Parallel tree search: An algorithmic approach for multi- field packet classification Authors: Derek Pao and Cutson Liu. Publisher: Computer communications.
1 Buffering Strategies in ATM Switches Carey Williamson Department of Computer Science University of Calgary.
Packet Switch Architectures The following are (sometimes modified and rearranged slides) from an ACM Sigcomm 99 Tutorial by Nick McKeown and Balaji Prabhakar,
Chapter 3 System Buses.  Hardwired systems are inflexible  General purpose hardware can do different tasks, given correct control signals  Instead.
Univ. of TehranIntroduction to Computer Network1 An Introduction to Computer Networks University of Tehran Dept. of EE and Computer Engineering By: Dr.
Input buffered switches (1)
Pertemuan 7 Introduction to LAN Switching and Switch Operation
Full Design. DESIGN CONCEPTS The main idea behind this design was to create an architecture capable of performing run-time load balancing in order to.
Structure of a switch We use switches in circuit-switched and packet- switched networks. In this section, we discuss the structures of the switches used.
Univ. of TehranIntroduction to Computer Network1 An Introduction to Computer Networks University of Tehran Dept. of EE and Computer Engineering By: Dr.
Chapter 3 Top Level View of Computer Function and Interconnection
Chapter 4: Network Layer
A Presentation for the Advanced Data Networks (ENGI 9867) Presented by
ECEG-3202 Computer Architecture and Organization
GCSE OCR 1 The CPU Computer Science J276 Unit 1
Packet Switching Outline Store-and-Forward Switches
Information Representation: Machine Instructions
Objectives Describe common CPU components and their function: ALU Arithmetic Logic Unit), CU (Control Unit), Cache Explain the function of the CPU as.
Chapter 4: Network Layer
Chapter Contents 7.1 The Memory Hierarchy 7.2 Random Access Memory
Switch Performance Analysis and Design Improvements
Presentation transcript:

Shared Memory switches Masoud Sabaei Assistant professor Computer Engineering and Information Technology Department, Amirkabir University of Technology

Shared Memory Switches  Introduction  A common shared memory for all inputs and outputs  Every time slot: Input ports store incoming cells Output ports retrieve outgoing cells  Work as output buffered switch Optimal throughput Optimal delay performance  A shared buffer  Centralized memory management  Switch size limitation:

For instance, with a cell time slot of 2.83  s, (53-byte cells at the line rate of Mbit/s, or Mbit/s  26/27) and with a memory cycle time of 10 ns, the switch size is limited to 141 Shared-Memory Switches

Using Linked Lists Logical queues in a shared-memory switches

Using Linked Lists Basic structure of a linked-list-based shared-memory switches

Using Linked Lists  Linked list structure

Using Linked Lists  Insertion/Deletion  Two different ways:

Using Linked Lists  Example: a 4*4 switch

Using Linked Lists  Using Dedicated FIFOs

Using CAM  Using CAM  RAM stores the cell  CAM stores a tag  Unique tag for each cell: (i,s)  i: output port number  s: sequence number  The switch architecture:

Using CAM For a write: 1.Read the write sequence number WS[i] from the write sequence RAM (WSRAM) (corresponding to the destination port i), and use this value (s) for the cell’s tag {i, s}. 2.Search the tag CAM for the first empty location, emp. 3.Write the cell into the buffer B[emp]=cell, and {i, s} into the associated tag. 4.Increment the sequence number s by one, and update WS[i] with s+1.

Using CAM For a read: 1.Read the read sequence number RS[j] from the read sequence RAM (RSRAM) (corresponding to the destination port j), say t. 2.Search for the tag with the value {j, t}. 3.Read the cell in the buffer associated with the tag with the value {j, t}. 4.Increment the sequence number t by one and and update RS[i] with t+1.

Using CAM  Comparison with linked list

Space-time-space approach  Space-time-space approach  Shared memory is partitioned into separate memories (SBMs)  Two crosspoint space division switches used to distribute access to SBMs  Crosspoint switching instead of time division MUX  Speedup

Space-time-space approach  No blocking at inputs while SBMs are not full  Blocking at outputs:

Multistage shared memory switches  Small shared memory modules +  Multistage network  Examples  Washington university gigabit switch (WUGS) [16]  Concentrator based growable switch [4]  Multinet switch [8]  Siemens switch [5]  Alcatel switch [2]

Multistage shared memory switches  Washington university gigabit switch (WUGS)  Consists of 3 parts Input port processors (IPP) Central switching network Output port processors (OPP)  IPP tasks Buffering input cells Virtual-path-circuit translation  OPP tasks Resequencing cells Recycling multicast cells to corresponding IPP  Central switching network Benes topology Good scalability due to recursive expansion Good load balancing

Multistage shared memory switches  Concentrator based growable switch  From left to right:  Front-end broadcast network  Address filters  N*8 concentrators  8*8 shared memory ATM swithes

Multicast shared memory switches  Multicast shared memory switches  3 methods Multicast logical queue Cell copy Address copy

Multicast shared memory switches  Multicast logical queue  An additional logical queue for multicast cells  Advantages Simplicity Minimized queue update operations per time slot  Service policy Strict priority for multicast cells Round robin Weighted round robin  Disadvantage HOL blocking for multicast cells when strict priority is not used

Multicast shared memory switches  Cell copy method  Multicast cells are replicated  Disadvantages Replication storage of O(N 2 ) Need for cell copy circuit

Multicast shared memory switches  Address copy method  Address in SBM is replicated instead of the cell itself  Less memory usage than cell copy method  The need for multicast cell counters (MCC)

Multicast shared memory switches  Address copy method  Detailed example