Lecture #7 Page 1 Lecture #7 Agenda 1.VHDL Data Types Announcements 1.n/a ECE 4110– Digital Logic Design.

Slides:

Advertisements

Similar presentations

INTRO TO VHDL Appendix A: page page VHDL is an IEEE and ANSI standard. VHDL stands for Very High Speed IC hardware description language.

Advertisements

Lecture #28 Page 1 ECE 4110– Sequential Logic Design Lecture #28 Agenda 1.Counters Announcements 1.HW #13 assigned 2.Next: Test #2 Review.

Multiplexers Section 3-7 Mano & Kime. Multiplexers & Demultiplexers Multiplexers (Selectors) Lab 1 – Behavioral VHDL -- Multiplexers MUX as a Universal.

1 Lecture 13 VHDL 3/16/09. 2 VHDL VHDL is a hardware description language. The behavior of a digital system can be described (specified) by writing a.

History TTL-logic PAL (Programmable Array Logic)

VHDL ELEC 418 Advanced Digital Systems Dr. Ron Hayne Images Courtesy of Thomson Engineering.

Introduction to VHDL VHDL Tutorial R. E. Haskell and D. M. Hanna T1: Combinational Logic Circuits.

Comprehensive VHDL Module 6 Types November Comprehensive VHDL: Types Copyright © 2000 Doulos Types Aim ©To understand the use and synthesis.

VHDL Data Types Module F3.1. VHDL Data Types Scalar Integer Enumerated Real (floating point)* Physical* Composite Array Record Access (pointers)* * Not.

Introduction to VHDL CSCE 496/896: Embedded Systems Witawas Srisa-an.

ELEN 468 Lecture 191 ELEN 468 Advanced Logic Design Lecture 19 VHDL.

VHDL And Synthesis Review. VHDL In Detail Things that we will look at: –Port and Types –Arithmetic Operators –Design styles for Synthesis.

Programming in VHDL Using Processes. How Processes Run A process is either in suspend mode or is running. For a process to run, there has to be a change.

Introduction to VHDL Multiplexers Discussion D1.1.

第6章 VHDL NUMBERS, STRINGS, AND EXPRESSIONS 義守大學電機工程學系陳慶瀚

Lecture #6 Page 1 Lecture #6 Agenda 1.VHDL - Architecture 2.VHDL - Packages Announcements 1.HW #3 assigned ECE 4110– Sequential Logic Design.

Reconfigurable Computing - VHDL – Types & Statements John Morris The University of Auckland Iolanthe on the Hauraki Gulf.

Concordia University 1 Lecture #8 In this lecture we will cover the following material: The standard package, The std_logic_1164  Objects & data Types.

 Seattle Pacific University EE Logic System DesignCADNumbers-1 Arithmetic and CAD Tools CAD tools work great with arithmetic functions Adding,subtracting,multiplying,

ECE 332 Digital Electronics and Logic Design Lab Lab 5 VHDL Design Styles Testbenches.

Reconfigurable Computing - VHDL - Types John Morris Chung-Ang University The University of Auckland.

1 Part I: VHDL CODING. 2 Design StructureData TypesOperators and AttributesConcurrent DesignSequential DesignSignals and VariablesState Machines A VHDL.

VHDL – Dataflow and Structural Modeling and Testbenches ENGIN 341 – Advanced Digital Design University of Massachusetts Boston Department of Engineering.

A VHDL Tutorial ENG2410. ENG241/VHDL Tutorial2 Goals Introduce the students to the following: –VHDL as Hardware description language. –How to describe.

10/17/2015DSD, USIT, GGSIPU1 Data Types Each data object has a type associated with it. The type defines the set of values that the object can have and.

IAY 0600 Digital Systems Design

Lecture 3 Chap 4 Types Instructors: Fu-Chiung Cheng ( 鄭福炯 ) Associate Professor Computer Science & Engineering Tatung University.

RTL Hardware Design by P. Chu Chapter Basic VHDL program 2. Lexical elements and program format 3. Objects 4. Data type and operators RTL Hardware.

1 Introduction to VHDL Spring What is VHDL? VHDL can be uses to model and synthesise digital systems. VHDL = VHSIC Hardware Description Language.

Packages and Use Clauses Instructors: Fu-Chiung Cheng ( 鄭福炯 ) Associate Professor Computer Science & Engineering Tatung University.

Lecture #8 Page 1 Lecture #8 Agenda 1.VHDL : Operators 2.VHDL : Signal Assignments Announcements 1.HW #4 assigned ECE 4110– Digital Logic Design.

VHDL Very High Speed Integrated Circuit Hardware Description Language Shiraz University of shiraz spring 2011.

1 Introduction to VHDL part 1 Fall Preliminary Class web page egre365/index.html Syllabus Grades: –Quizzes.

Modern VLSI Design 4e: Chapter 8 Copyright  2008 Wayne Wolf Topics VHDL register-transfer modeling: –basics using traffic light controller; –synthesis.

ECE 331 – Digital System Design Multiplexers and Demultiplexers (Lecture #13)

Reconfigurable Computing - VHDL - Types John Morris Chung-Ang University The University of Auckland.

VHDL Basics. VHDL BASICS 2 OUTLINE –Component model –Code model –Entity –Architecture –Identifiers and objects –Operations for relations VHDL ET062G &

EE3A1 Computer Hardware and Digital Design Lecture 2 Introduction to VHDL.

L19 – Resolved Signals. Resolved Signals  What are resolved signals In systems In VHDL Resolution – Isn’t that for resolving conflicts?  Ref: text Unit.

IAY 0600 Digital Systems Design

DATA TYPES 1.Pre-Defined Data Types 2. User-Defined Data Types.

CEC 220 Digital Circuit Design More VHDL Fri, February 27 CEC 220 Digital Circuit Design Slide 1 of 15.

Concordia University 1 Lecture #8 In this lecture we will cover the following material: The standard package, The std_logic_1164  Objects & data Types.

ECE 331 – Digital System Design Multi-bit Adder Circuits, Adder/Subtractor Circuit, and Multiplier Circuit (Lecture #12)

Lecture #18 Page 1 ECE 4110– Sequential Logic Design Lecture #18 Agenda 1.MSI Demultiplexers 2.MSI Tri-State Buffers 3.MSI Comparators Announcements 1.HW.

8-Jan-16EE5141 Chapter 6 Subprograms & Packages Subprogram declaration Subprogram body Package declaration Package body Resolution function Subprogram.

ECOM 4311—Digital System Design with VHDL

BASIC VHDL LANGUAGE ELEMENTS Digital Design for Instrumentation with VHDL 1.

ECOM 4311—Digital System Design with VHDL

Scalar Data Types and Operations 大同大學資訊工程系副教授鄭福炯

Signals & Data-typesVer 1.1, Copyright 1997, TS, Inc. VHDL S i g n a l s & D a t a T y p e s Page 1.

Lecture #8 Page 1 Lecture #8 Agenda 1.VHDL : Operators 2.VHDL : Signal Assignments Announcements 1.HW #4 assigned ECE 4110– Sequential Logic Design.

Lecture #18 Page 1 ECE 4110–5110 Digital System Design Lecture #18 Agenda 1.MSI Demultiplexers 2.MSI Tri-State Buffers 3.MSI Comparators Announcements.

1 Introduction to Engineering Spring 2007 Lecture 18: Digital Tools 2.

IAY 0600 Digital Systems Design

Subject Name: FUNDAMENTALS OF HDL Subject Code: 10EC45

ECE 4110–5110 Digital System Design

ECE 4110–5110 Digital System Design

ECE 4110–5110 Digital System Design

CHAPTER 10 Introduction to VHDL

CPE 528: Lecture #4 Department of Electrical and Computer Engineering University of Alabama in Huntsville.

IAS 0600 Digital Systems Design

CPE 528: Lecture #5 Department of Electrical and Computer Engineering University of Alabama in Huntsville.

Introduction to VHDL part 1

CPE 528: Lecture #3 Department of Electrical and Computer Engineering University of Alabama in Huntsville.

ECE 331 – Digital System Design

IAS 0600 Digital Systems Design

VHDL Data Types Module F3.1.

Data Types Each data object has a type associated with it.

EEL4712 Digital Design (VHDL Tutorial).

Presentation transcript:

Lecture #7 Page 1 Lecture #7 Agenda 1.VHDL Data Types Announcements 1.n/a ECE 4110– Digital Logic Design

Lecture #7 Page 2 Data Types Signals - a single bit is considered a Scalar quantity - a bus (or multiple bits represented with one name) is called a Vector - in VHDL, we can define a signal bus as: data_bus : in bit_vector (7 downto 0); -- we will use "downto" or data_bus : in bit_vector (0 to 7); - the Most Significant Bit (MSB) is ALWAYS on the left of the range description: ex) data_bus : in bit_vector (7 downto 0); data_bus(7) = MSB ex) data_bus : in bit_vector (0 to 7); data_bus(0) = MSB

Lecture #7 Page 3 Data Types Signals - there are "Internal" and "External" signals Internal - are within the Entity's Interface External - are outside the Entity's Interface and connect it to other systems

Lecture #7 Page 4 Data Types Scalar Data Types (Built into VHDL) - scalar means that the type only has one value at any given time Boolean - values {TRUE, FALSE} - not the same as '0' or '1' Character - values are all symbols in the 8-bit ISO set (i.e., Latin-1) - examples are '0', '+', 'A', 'a', '\' Integer - values are whole numbers from -2,147,483,647 to +2,147,483,647 - the range comes from +/ examples are -12, 0, 1002 Real - values are fractional numbers from -1.0E308 to +1.0E308 - examples are 0.0, 1.134, 1.0E5 Bit - values {'0', '1'} - different from Boolean - this type can be used for logic gates - single bits are always represented with single quotes (i.e., '0', '1')

Lecture #7 Page 5 Data Types Array Data Types (Built into VHDL) - array is a name that represents multiple signals Bit_Vector - vector of bits, values {'0', '1'} - array values are represented with double quotes (i.e., "0010") - this type can be used for logic gates ex) Addr_bus : in BIT_VECTOR (7 downto 0); - unlimited range - first element of array has index=0 (i.e., Addr_bus(0)…) String - vector of characters, values{Latin-1} - again use double quotes - define using "to" or "downto" ("to" is easier for strings) ex) Message : string (1 to 15) := "message here…" - first element in array has index=1, this is different from BIT_VECTOR

Lecture #7 Page 6 Data Types Physical Data Types (Built into VHDL) - these types contain object value and units - NOT synthesizable Time - range from -2,147,483,647 to +2,147,483,647 - units: fs, ps, ns, us, ms, sec, min, hr User-Defined Enumerated Types - we can create our own descriptive types, useful for State Machine - no quotes needed ex) type States is (Red, Yellow, Green);

Lecture #7 Page 7 STD_LOGIC Data Types STD_LOGIC - we talked about the need for realistic data types to model busses and drive strength - within VHDL we only have BIT and BIT_VECTOR to model logic gates - these don't work for the real world - we need to use the IEEE.STD_LOGIC_1164.ALL package STD_LOGIC - "resolved" data type, scalar (analogous to BIT, but with drive strength) STD_LOGIC_VECTOR - "resolved" data type, vector (analogous to BIT_VECTOR, but with drive strength) - we use this package by entering the following: library IEEE; use IEEE.STD_LOGIC_1164.ALL;

Lecture #7 Page 8 STD_LOGIC Data Types Resolution - These types have the following possible values U = Un-Initialized X = Forcing Unknown 0 = Forcing '0' 1 = Forcing '1' Z = Forcing 'Z' W = Weak Unknown L = Weak '0' H = Weak '1' - = Don't Care - There is a table that VHDL can go to in order to "Resolve" any of the following conditions on a single line ex) 0 and H = 0 0 and 1 = 0 Check for example Wakerly, DDPP, Table 5-24, pp

Lecture #7 Page 9 STD_LOGIC Data Types Resolution - we will always use these data types (from now on, don't use BIT or BIT_VECTOR)