TOPIC : Test Points UNIT 4 : Design For Testability Module 4.1: Basics of DFT.

Slides:

Advertisements

Similar presentations

Introduction to DFT Alexander Gnusin.

Advertisements

Lecture 23: Registers and Counters (2)

Supplement on Verilog adder examples

Combinational Circuits

Multiplexer. A multiplexer (MUX) is a device which selects one of many inputs to a single output. The selection is done by using an input address. Hence,

Copyright 2001, Agrawal & BushnellLecture 12: DFT and Scan1 VLSI Testing Lecture 10: DFT and Scan n Definitions n Ad-hoc methods n Scan design  Design.

TUTORIAL 3 Q1 Draw and label a block diagram the elements of a DC power supply which receives an input from the 240 V; 50 Hz mains and produces an output.

Control path Recall that the control path is the physical entity in a processor which: fetches instructions, fetches operands, decodes instructions, schedules.

CHAPTER 3: SPECIAL PURPOSE OP-AMP CIRCUITS

Multiplexers Section 3-7 Mano & Kime. Multiplexers & Demultiplexers Multiplexers (Selectors) Lab 1 – Behavioral VHDL -- Multiplexers MUX as a Universal.

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 261 Lecture 26 Logic BIST Architectures n Motivation n Built-in Logic Block Observer (BILBO) n Test.

Decoders/DeMUXs CS370 – Spring Decoder: single data input, n control inputs, 2 outputs control inputs (called select S) represent Binary index of.

Digital Logic Design ESGD2201

Module 12.  In Module 9, 10, 11, you have been introduced to examples of combinational logic circuits whereby the outputs are entirely dependent on the.

Setting the flip-flop The normal value of R and S is zero. S (set) = 0 R (reset) = 0 remembered value 1.

4/28/05Vemula: ELEC72501 Enhanced Scan Based Flip-Flop for Delay Testing By Sudheer Vemula.

Module 7 Hardware. Introduction Switches are the basic blocks of computer hardware. We build increasingly complex hardware from these simple switches.

Improved Boundary Scan Design (Based on a paper by Lee Whetsel, Texas Instruments Inc.)

Vishwani D. Agrawal James J. Danaher Professor

©2010 Cengage Learning Engineering. All Rights Reserved.10-0 Introduction to VHDL PowerPoint Presentation © Cengage Learning, Engineering. All Rights.

TOPIC : BILBO BIST Architectures UNIT 5 : BIST and BIST Architectures Module 5.2 BIST.

TOPIC : Introduction to BIST and types of BIST

4-bit adder, multiplexer, timing diagrams, propagation delays

 Combinational circuit that selects binary information from one of many input lines and directs information to a single output line.

Block Diagram of 4518 Dual BCD Counter The 4518 Dual BCD Counter has two BCD counters. Each counter is similar to the other. Each counter has a master.

TOPIC : Design of Scan Storage Cells UNIT 4 : Design for testability Module 4.3 Scan Architectures and Testing.

FET Current Mirrors ECE Current Sources Ideal independent current sources are difficult to make and are almost impossible to fabricate on an integrated.

Using building blocks to make bigger circuits

Modelling of TPM noise problems Greg, following discussions and measurements with David and Senerath.

Unit III Design for Testability

PHY 201 (Blum) 1 Multiplexing and Demultiplexing In some sense, Multiplexing and Demultiplexing is just a special case of the truth tables we have been.

Design for Testability By Dr. Amin Danial Asham. References An Introduction to Logic Circuit Testing.

Lecture 9 Topics: –Combinational circuits Basic concepts Examples of typical combinational circuits –Half-adder –Full-adder –Ripple-Carry adder –Decoder.

ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTEMS

TOPIC : Introduction to Compression Techniques UNIT 5 : BIST and BIST Architectures Module 5.4 Compression Techniques.

PHY 202 (Blum)1 Combinations of Resistors Series, Parallel.

ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTEMS

Computer Science 210 Computer Organization Control Circuits Decoders and Multiplexers.

1 CS 151: Introduction to Digital Design Chapter 2-10 High Impedance Outputs.

TOPIC : Controllability and Observability

Unit1: Modeling & Simulation Module5: Logic Simulation Topic: Unknown Logic Value.

S3 INNOVATION ELECTRONICS. LESSON TITLE: ELECTRONICS Learning Intention: To understand when to use different types of logic gates Activity: Building own.

TOPIC : Test Techniques for some complex circuits UNIT 4 : Design For Testability Module 4.2: DFT Techniques.

Series Circuits and Parallel Circuits.. Series and Parallel Circuits Series Circuits: only one end of each component is connected Example: Christmas tree.

3.13 How many output lines will a five-input decoder have?

TOPIC : Fault detection and fault redundancy UNIT 2 : Fault modeling Module 2.3 Fault redundancy and Fault collapsing.

Testability of Integrated Circuits Presented by Srujana Aramalla Instructor: Dr.Roman Stemprok.

TOPIC : Scan based Design Module 4.3 : Scan architectures and testing UNIT 4 : Design for Testability.

Programmable Logic Devices

1 VLSI Design Lecture Four Design & Testing Issues Dr. Richard Spillman PLU Spring 2003.

Combinational Circuits

More Devices: Control (Making Choices)

LAB #1 Introduction Combinational Logic Design

8086/8088 Hardware Specifications

Digital Systems Section 14 Registers. Digital Systems Section 14 Registers.

Lecture 23 Design for Testability (DFT): Full-Scan (chapter14)

ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTEMS

XC4000E Series Xilinx XC4000 Series Architecture 8/98

JC Technology Logic Gates.

Design of benchmark circuit s5378 for reduced scan mode activity

Process of Debugging a Circuit

Peripheral Devices

CSE 140L Discussion 3 CK Cheng and Thomas Weng

Combinational Circuits

Lecture 26 Logic BIST Architectures

NAND/NOR Logic Gate Replacement Training tool

ECE 352 Digital System Fundamentals

Presentation transcript:

TOPIC : Test Points UNIT 4 : Design For Testability Module 4.1: Basics of DFT

What are test points? Points that are used to give test inputs to a block in the circuit and observe their outputs. Employ test points to enhance controllability and observability. Two types of test points ◦ Control points ◦ Observation points Control points are primary inputs used to enhance controllability. Observation points are primary outputs used to enhance observability.

Contd … Different ways to introduce test points are: Use jumpers Add new control inputs ◦ 0-injection ◦ 1-injection ◦ 0/1-injection Use multiplexer

Jumpers Signal ‘G’ can be routed to 2pins A & A’ and connected by a removable wire. This is called a jumper. For testing, the external wire is removed and the wire stays connected during normal operation. Original CircuitCircuit using jumper

Contd … After removing the wire, the external test equipment can Test C2 by applying arbitrary signals to A’ and observing the primary output. Test C1 by applying arbitrary signals at the primary inputs and observing the outputs at A. Thus A acts as an observation point and A’ acts as a control point.

0 – injection circuit A new control input CP has been added to gate G to make it G*. If CP=0, original and modified gates will be the same and the circuit operates in normal mode. If CP=1, OP is forced to ‘0’ and ‘0’ is injected to C2. Since ‘0’ is injected we call it as 0-injection circuit.

1-injection circuit Similar to 0-injection, a 1 can also be injected. A control point is added to a OR gate to inject 1. If CP=0, the functioning of the OR gate doesn’t change and the circuit works in normal mode. If CP=1, it deactivates the normal operation and OP is forced to 1 which will be injected to C2. Since a 1 is injected, we call it as 1-injection circuit.

0/1 – injection circuit Additional input CP1 has been added to gate G and another gate G’ has been added. If CP1=CP2=0, then the circuit works in normal mode. CP1=1 sets G* to 0, then G’=CP2, CP2 can be any value. Thus G’ can be controlled to either 0 or 1 and this value can be injected to C2. Hence we call it as 0/1- injection circuit.

Test points using MUX A multiplexer is added to the circuit. CP2 is the select line. If CP2=0, then the circuit works in normal mode. If CP2=1, G’=CP1 which can be any value. Hence a 0/1 can be injected into C2 to test.

General way to inject 0/1 For a given signal line G, Insert an AND/NOR gate for 0-injection Insert a NAND/OR gate for 1-injection Insert series of gates, example NOR-NOR for 0/1 injection. The problem in the above cases is the number of output pins and input pins are increased.