Computer Architecture and Organization Unit -1. Digital Logic Circuits – Logic Gates – Boolean Algebra – Map Simplification – Combinational Circuits –

Slides:



Advertisements
Similar presentations
컴퓨터구조론 교수 채수환. 교재 Computer Systems Organization & Architecture John D. Carpinelli, 2001, Addison Wesley.
Advertisements

التصميم المنطقي Second Course
Introduction to Sequential Logic Design Latches. 2 Terminology A bistable memory device is the generic term for the elements we are studying. Latches.
Digital Logic Design ESGD2201
CHAPTER 3 Sequential Logic/ Circuits.  Concept of Sequential Logic  Latch and Flip-flops (FFs)  Shift Registers and Application  Counters (Types,
Multiplexors Sequential Circuits and Finite State Machines Prof. Sin-Min Lee Department of Computer Science.
Introduction to Sequential Logic Design Bistable elements Latches.
1 Sequential Circuits –Digital circuits that use memory elements as part of their operation –Characterized by feedback path –Outputs depend not only on.
EKT 124 / 3 DIGITAL ELEKTRONIC 1
Sequential Logic Flip-Flops and Related Devices Dr. Rebhi S. Baraka Logic Design (CSCI 2301) Department of Computer Science Faculty.
Logic Circuits Another look at Floating Point Numbers Common Combinational Logic Circuits Timing Sequential Circuits Note: Multiplication & Division in.
ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.
1 Chapter 4 Combinational and Sequential Circuit.
CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.
1 Digital Logic Circuits Computer Organization Computer Architectures Lab Logic Gates Boolean Algebra Map Specification Combinational Circuits Flip-Flops.
Introduction Flip-flops are synchronous bistable devices. The term synchronous means the output changes state only when the clock input is triggered. That.
Chapter 3: Sequential Logic Circuit EKT 121 / 4 ELEKTRONIK DIGIT 1.
Chapter 12 Digital Logic Circuit Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
Lecture 10 Topics: Sequential circuits Basic concepts Clocks
ReVieW Combinational & Sequential Logic Circuit EKT 221 / 4 DIGITAL ELECTRONICS II.
Introduction to Digital Logic Design Appendix A of CO&A Dr. Farag
COE 202: Digital Logic Design Sequential Circuits Part 1
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
Dept. of Computer Science Engineering Islamic Azad University of Mashhad 1 DIGITAL LOGIC CIRCUITS Dept. of Computer Science Engineering Islamic Azad University.
1 Registers and Counters A register consists of a group of flip-flops and gates that affect their transition. An n-bit register consists of n-bit flip-flops.
Digital Logic Design Review Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office: Ahmad Almulhem, KFUPM 2010.
Chapter 2Basic Digital Logic1 Chapter 2. Basic Digital Logic2 Outlines  Basic Digital Logic Gates  Two types of digital logic circuits Combinational.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
Department of Computer and IT Engineering University of Kurdistan Computer Architecture (Review of Digital Design) By: Dr. Alireza Abdollahpouri.
Hamming Code,Decoders and D,T-flip flops Prof. Sin-Min Lee Department of Computer Science.
CHAPTER 6 Sequential Circuits’ Analysis CHAPTER 6 Sequential Circuits’ Analysis Sichuan University Software College.
1 Lecture #11 EGR 277 – Digital Logic Ch. 5 - Synchronous Sequential Logic There are two primary classifications of logic circuits: 1.Combinational logic.
1 Digital Logic Circuits Computer Organization Computer Architectures Lab Logic Gates Boolean Algebra Map Specification Combinational Circuits Flip-Flops.
Synchronous Sequential Logic A digital system has combinational logic as well as sequential logic. The latter includes storage elements. feedback path.
Sahar Mosleh PageCalifornia State University San Marcos 1 More on Flip Flop State Table and State Diagram.
Chapter 6 – Digital Electronics – Part 1 1.D (Data) Flip Flops 2.RS (Set-Reset) Flip Flops 3.T Flip Flops 4.JK Flip Flops 5.JKMS Flip Flops Information.
CO5023 Latches, Flip-Flops and Decoders. Sequential Circuit What does this do? The OUTPUT of a sequential circuit is determined by the current output.
Digital Logic Design Basics Combinational Circuits Sequential Circuits Pu-Jen Cheng Adapted from the slides prepared by S. Dandamudi for the book, Fundamentals.
A combinational circuit is a connected arrangement of logic gate with a set of input and output.
CS151 Introduction to Digital Design Chapter 5: Sequential Circuits 5-1 : Sequential Circuit Definition 5-2: Latches 1Created by: Ms.Amany AlSaleh.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
4–1. BSCS 5 th Semester Introduction Logic diagram: a graphical representation of a circuit –Each type of gate is represented by a specific graphical.
COMBINATIONAL AND SEQUENTIAL CIRCUITS Guided By: Prof. P. B. Swadas Prepared By: BIRLA VISHVAKARMA MAHAVDYALAYA.
Chapter 3 Boolean Algebra and Digital Logic T103: Computer architecture, logic and information processing.
7. Latches and Flip-Flops Digital Computer Logic.
Sequential logic circuits First Class 1Dr. AMMAR ABDUL-HAMED KHADER.
Appendix C Basics of Logic Design. Appendix C — Logic Basic — 2 Logic Design Basics §4.2 Logic Design Conventions Objective: To understand how to build.
DIGITAL LOGIC CIRCUITS
DIGITAL LOGIC CIRCUITS
Instructor: Alexander Stoytchev
FIGURE 5.1 Block diagram of sequential circuit
Overview Introduction Logic Gates Flip Flops Registers Counters
DR S. & S.S. GHANDHY ENGINEENRING COLLEGE
DIGITAL LOGIC CIRCUITS
Reading: Hambley Chapters
ECE Digital logic Lecture 16: Synchronous Sequential Logic
INSIDE THE CPU.
Digital Design Fundamentals
Basics Combinational Circuits Sequential Circuits Ahmad Jawdat
Satish Pradhan Dnyanasadhana college, Thane
Computer Architecture and Organization: L02: Logic design Review
Reference: Chapter 5 Sequential Circuits Moris Mano 4th Ediditon
Combinational Circuits
Thought of the Day To be what we are, and to become
FLIP-FLOPS.
Synchronous sequential
CSC3050 – Computer Architecture
14 Digital Systems.
Week 11 Flip flop & Latches.
Presentation transcript:

Computer Architecture and Organization Unit -1

Digital Logic Circuits – Logic Gates – Boolean Algebra – Map Simplification – Combinational Circuits – Flip-Flops – Sequential Circuits

Logic Gates Digital Computers - Imply that the computer deals with digital information - Digital information: is represented by binary digits (0 and 1) Functions of gates can be described by : - Truth Table - Boolean Function - Karnaugh Map

GATES Gates – blocks of HW that produce 1 or 0 when input logic requirements are satisfied Gate GATE Binary digital input signal Binary digital output signal

Basic Logic Blocks - Combinational Logic Block : logic blocks whose output logic value depends only on the input logic values - Sequential Logic Block : logic blocks whose output logic value depends on the input values and the state of the blocks

Combinational Gates

BOOLEAN ALGEBRA Boolean Algebra * Algebra with Binary(Boolean) Variable and Logic Operations * Boolean Algebra is useful in Analysis and Synthesis of Digital Logic Circuits - Input and Output signals can be represented by Boolean Variables, and - Function of the Digital Logic Circuits can be represented by Logic Operations, i.e., Boolean Function(s) - From a Boolean function, a logic diagram can be constructed using AND, OR, and I Truth Table * The most elementary specification of the function of a Digital Logic Circuit is the Truth Table - Table that describes the Output Values for all the combinations of the Input Values, called MINTERMS - n input variables → 2n minterms

Logic circuit design

Equivalent Circuits

Combinational Circuits - Multiplexer - Encoder - Decoder - Adders

MULTIPLEXER Combinational Logic Circuits 4-to-1 Multiplexer I0I0 I1I1 I2I2 I3I3 S0S0 S1S1 Y 0 0 I I I I 3 Select Output S 1 S 0 Y

ADDERS Half Adder Combinational Logic Circuits x y x y c = xy s = xy’ + x’y = x  y xyxy cscs x y c s

Full Adder c n = xy + xc n-1 + yc n-1 = xy + (x  y)c n-1 s = x’y’c n-1 +x’yc’ n-1 +xy’c’ n-1 +xyc n-1 = x  y  c n-1 = (x  y)  c n-1 x y c n-1 x y cncn s xyxy ScnScn Full Adder x y c n-1 c n s

Encoder

NAND gate decoder

Sequential Logic Blocks Flip – Flop Latch Latch Vs. Flip –Flop Counters Registers

Flip Flops

D Flip Flop

Latch A latch is a kind of bistable multivibrator, an electronic circuit which has two stable states and thereby can store one bit of information. Today the word is mainly used for simple transparent storage elements, while slightly more advanced non-transparent (or clocked) devices are described as flip-flops. Informally, as this distinction is quite new, the two words are sometimes used interchangeably.

S - R Latch The symbol for an SR latch. SR latch operation SRAction 00Keep state 01Q = 0 10Q = 1 11 Restricted combination

D-LATCH D-Latch Forbidden input values are forced not to occur by using an inverter between the inputs Flip Flops Q Q’ D(data) E (enable) D Q E Q’ D Q D Q(t+1) 0 1

Latch vs. Flip Flop Latch is a edge triggered device whereas Flip flop is a level triggered. Latches are faster and flip flops are slower. Latches take less power to implement than flip- flops. The output of a latch changes independent of a clock signal whereas the Output of a Flip - Flop changes at specific times determined by a clocking signal. In Latch We do not require clock pulses and flip flops are clocked devices.

EDGE-TRIGGERED FLIP FLOPS Characteristics - State transition occurs at the rising edge or falling edge of the clock pulse Latches Edge-triggered Flip Flops (positive) respond to the input only during these periods respond to the input only at this time Flip Flops

Registers Sequential Circuits D Q C D Q C D Q C D Q C A0A0 A1A1 A2A2 A3A3 Clock I0I0 I1I1 I2I2 I3I3 Shift Registers D Q C D Q C D Q C D Q C Serial Input Clock Serial Output

Sequential Circuits - Registers

Bidirectional Shift Register with Parallel Load D Q C D Q C D Q C D Q C A0A0 A1A1 A2A2 A3A3 4 x 1 MUX 4 x 1 MUX 4 x 1 MUX 4 x 1 MUX ClockS0S1S0S1 SeriaI Input I0I0 I1I1 I2I2 I3I3 Serial Input

Sequential Circuits - Counters

Ring counter

Johnson Counter