Technology Road Map Imaging And Etching Trace / Space Outers * Current

Slides:

Advertisements

Similar presentations

1 New build-up technique with copper bump AGP Process.

Advertisements

What determines impedance ?

Printed Wiring Board Fabrication. Imaging For feature sizes less than 200μm, use photolithography process 1.Clean surface 2.Apply photoresist 3.Expose.

Suspended Substrates and Their Applications in High Speed Communications By Ron Miller, Consultant, Signal Integrity Design, GHz Data, Newark California.

CCTC MFG Capabilities & Technology Roadmap

Sierra Proto Express Introducing our Micro Electronics Division.

EELE 461/561 – Digital System Design

Manufacturing Processes for a 4 Layer Multi-layer PCB Section through PCB Via hole SMD Pad The following presentation covers the main processes during.

Background and Capabilities Presentation : Elreha GmbH was established in Hockenheim, Germany, designing and manufacturing temperature controls.

ASE Flip-Chip Build-up Substrate Design Rules

John D. Williams, Wanjun Wang Dept. of Mechanical Engineering Louisiana State University 2508 CEBA Baton Rouge, LA Producing Ultra High Aspect Ratio.

IPC-2221 Annular Ring Requirements

Corporate Presentation Introduction OurPCB Tech Limited was found in 2005, it provides professional PCB&PCBA service for over than 1500 customers around.

Power Integrity Analysis and Optimization in the Substrate Design Harini M, Zakir H, Sukumar M.

Manufacturers Profile Prototype, small to medium, quick turn production in Taiwan High volume production in China available Certificates : ISO/TS

BabyBEE Defining the Silicon Circuit Board CASPER Workshop August 4, 2008 Bob Conn CTO.

Customized equipment for Printed circuit board industry Microelectronic industry Solar cell industry.

PCB Workshop Michael Hwang 2/13/2008.

Printed Circuit Board Design

One Way Circuits Limited

Your PCB partner.

Current capabilities and future developments for flex hybrids.

STATUS OF THE CRESCENT FLEX- TAPES FOR THE ATLAS PIXEL DISKS G. Sidiropoulos 1.

RD51 22/11/2011 RD51 22/11/2011 Your PCB partner RD51 22/11/2011.

High Mix Low Volume High Tech. Shenzhen Sunshine Circuits Phase I Phase II ~1000km north of Shenzhen Sunshine. 3km to Long River New Factory in Jiujiang,

Read-out boards Rui de Oliveira 16/02/2009 RD51 WG1 workshop Geneva.

WP7&8 Progress Report ITS Plenary meeting, 23 April 2014 LG, PK, VM, JR Objectives 2014 and current status.

Atsuhiko Ochi Kobe University 28 August 2012 ATLAS muon chambers R&D on micromegas meeting.

PCB manufacturing PCBpro.com.

Click to edit Master subtitle style 4/25/12 Thermal Management By using PLPCB technology with HEAVY Copper in PCB Pratish Patel CEO, Electronic Interconnect.

ROSIER Ph End cap – TPC - LC DRAFT Definition of the front-end electronics and its cooling in the Alice TPC experiment Page 1A The Alice TPC.

Printed Circuit Board Anarchy DriveBy ITP - November 13, 2006 Nick Sears – Michael Ang –

IPC Datum Features Datum features indicate the origin of a dimensional relationship between a toleranced feature and a designated feature or.

HV connection for a Common GEM foil design Aiwu Zhang

IPC-SM-782 Soldermask vs. Lands Only

Trace connecting two pads! More than 45 degree bends Traces too close together Rule of thumb: traces at least 40 mil apart.

IPC Conductor Width and Thickness The width and thickness of conductors on the finished printed board shall be determined on the basis of the.

1 4 PCB: LEFT TOP 115 channels, LEFT BOTTOM (115), RIGHT TOP (106), RIGHT BOTTOM (106). For LEFT TOP board 115 channels we have: 115 smd connectors (AMP.

Low Mass Rui de Oliveira (CERN) July

Global Circuit Page 1  Basic Design Rule for Advanced PCB (1) 1. High speed current path Load Driving gate Current trace At low frequency current, follows.

Future HDI Project – Definition Stage

How to make a PCB.

PCB Design Overview Lecture 11

Tel: 惠州市永隆电路有限公司 Wing Lung(Hui Zhou)PCB CO.,Ltd.

TYPE 1 HDI Boards Design Rule

IPC Standard Surface Mount Requirements Automatic assembly considerations for surface mounted components are driven by pick-and- place machines.

WP7&8 Progress Report ITS Plenary meeting, 10 June 2014 LG, PK, VM, JR.

ASE ASE Flip-Chip Laminate Substrate Design ASE Flip-Chip Laminate Substrate Design Date : 07/15/03 Rev. H.

 A PCB is printed circuit board, also known as a printed wiring board. It is used in electronics to build electronic devices. A PCB serves 2 purposes.

Effects of Component Rework on Reliability rev01 Khaw Mei Ming - Keysight HDP User Group Project Meeting 4 th May 2016 © HDP User Group International,

Improving Dimensional Stability of Microelectronic Substrates by Tuning of Electric Artworks Parsaoran Hutapea Composites Laboratory Department of Mechanical.

Effects of Component Rework on Reliability rev02 Khaw Mei Ming - Keysight HDP User Group Project Meeting 2 nd June 2016 © HDP User Group International,

Workshop How to make a PCB

IPC Annular Ring Requirements An annular ring shall be required for all plated-through holes in Class 3 designs. The performance specifications.

Your Technology Experts…2017

April 4th , 2016 Seo, Dong-yoon SKKU EMC Laboratory

Sierra Assembly Technology Inc.

Your Technology Experts…2017

Printed Circuit Board Design

ob-fpc: Flexible printed circuits for the alice tracker

HPS Motherboard Electronic Design

DAEDUCK Micro via PCB

What determines impedance ?

Excellence PCB Co., Ltd Profile

Global Expert Technologies

2.1 DFM / 4L SBL FR4 RCC(80/12㎛) FR4(0.5t 1/1oz) (Unit : ㎛)

General Capability Parameters Feature Y2017 Y2018 Y2019 Standard

SAS-3: Microwave laminates for connector test cards

IPC Compliance Testing (DPA) Methodology

Presentation transcript:

Technology Road Map Imaging And Etching Trace / Space Outers * Current * Half Ounce Copper Trace / Space Outers * Current 12 Months 24 Months Production Engineering 0.0040” / 0.0035” 0.0015” / 0.0015” 0.0035” / 0.0035” 0.0012” / 0.0012” 0.0030” / 0.0035” 0.0010” / 0.0010” Trace / Space Inners * Current 12 Months 24 Months Production Engineering 0.0035” / 0.0035” 0.0015” / 0.0015” 0.0030” / 0.0030” 0.0012” / 0.0012” 0.0025” / 0.0030” 0.0010” / 0.0010” Trace Width Tol. Inners* Current 12 Months 24 Months Production Engineering +/- 0.0005” +/- 0.0003” +/- 0.0004” +/- 0.00025” +/- 0.0003” +/- 0.0002” Controlled Impedance Tolerance * Current 12 Months 24 Months Production Engineering +/- 10% +/- 2% +/- 7% +/- 2% +/- 5% +/- 2% 3/21/06

Technology Road Map Imaging And Mechanical Layer-to-Layer Registration Current 12 Months 24 Months Production Engineering +/- 0.0030” +/- 0.0025” +/- 0.0030” +/- 0.0025” +/- 0.0025” +/- 0.0020” Signal Pad Annular Ring Inners Current 12 Months 24 Months Production Engineering 0.0040” 0.0030” 0.0035” 0.0025” 0.0030” 0.0020” Plane Clearance Inners Current 12 Months 24 Months Production Engineering 0.016” 0.011” 0.014” 0.010” 0.012” 0.008” Copper Feature to Board Edge Current 12 Months 24 Months Production Engineering 0.0050” 0.0030” 0.0045” 0.0025” 0.0040” 0.0020” 3/21/06

Technology Road Map Laser Drilled Microvias Minimum Hole to Capture Pad Current 12 Months 24 Months Production Engineering 0.006” / 0.010” 0.003” / 0.006” 0.005” / 0.009” 0.002” / 0.006” 0.004” / 0.008” 0.002” / 0.005” Aspect Ratio of Blind Microvia Current 12 Months 24 Months Production Engineering 0.5:1 0.7:1 0.6:1 0.8:1 0.7:1 1:1 Copper Filled Microvias Current 12 Months 24 Months Production Engineering No Evaluation No Yes Yes Multi-Level Microvias (Stacked) Current 12 Months 24 Months Production Engineering No Yes No Yes Yes 3/21/06

Technology Road Map Mechanical Number of Layers Current 12 Months *.0.062” thick board ** 0.125 thick board Number of Layers Current 12 Months 24 Months Production Engineering 26 52 28 56 32 60 Smallest Mechanical Drilled Holes* Current 12 Months 24 Months Production Engineering 0.0060” 0.0040” 0.0060” 0.0040” 0.0050” 0.0030” 3/21/06

Technology Road Map Soldermask And Screening Minimum Soldermask Web Current 12 Months 24 Months Production Engineering 0.0030” 0.0030” 0.0025” 0.0030” 0.0025” Minimum Soldermask Clearance Current 12 Months 24 Months Production Engineering 0.0030” 0.0025” 0.0025” 0.0020” 0.0025” 0.0020” Legend Min Height / Line Width Current 12 Months 24 Months Production Engineering 0.050” / 0.006” 0.040” / 0.005” 0.030” / 0.006” 0.035” / 0.005” 0.035” / 0.005” 0.030” / 0.004” 3/21/06

Technology Road Map Plating Aspect Ratio Current 12 Months 24 Months Production Engineering 9:1 12:1 10:1 13:1 11:1 14:1 PTH Tolerance (finished hole size) Current 12 Months 24 Months Production Engineering +/- 0.0030” +/- 0.0015” +/- 0.0025” +/- 0.0012” +/- 0.0020” +/- 0.0010” 3/21/06

Challenging Technologies Laser Drilled Blind Micro-vias 3/21/06

Extreme Technologies Copper Filled Micro-vias Via-in-pad Provides Flat Pad Surface for BGA Attach Flat Surface Optimal For Stacked Micro-vias Need For Special Plating Chemistry Need For Special Plating Equipment Enables Pin Escaping High Pin Count .5 mm Pitch BGAs Technology Under Development at Several US Shops 3/21/06

Extreme Technologies Copper Filled Micro-vias Current Plating Technology 3/21/06

Extreme Technologies Copper Filled Micro-vias Compunetics Test Results Test Boards Have Been Received From (2) Chemistry Manufacturers The Smaller The Hole, The More Flat the Plating Plating of Close to 1:1 on Blind Microvias Both Manufacturers to Receive Stacked Microvia Tests Stress Testing In Progress 3/21/06

Extreme Technologies Copper Filled Micro-vias Stacked Micro-vias 3/21/06

Extreme Technologies Copper Filled Micro-vias Stepped Micro-vias 3/21/06

Extreme Technologies High Aspect Ratio Blind Micro-via Plating Some Designs Require More Dielectric Between Layers 1-2 and Still Require Blind Micro-vias Current Technology at approx. 0.7:1 Aspect Ratio Industry Looking for Aspect Ratios of Greater Than 1.25:1 Copper Filled Micro-via Chemistry and Equipment May Help Increase Achievable Aspect Ratios 3/21/06

New Equipment Horizontal Plate Through Line Plate Through Line Designed To Electroless Plate High Aspect Ratio Holes And Blind Laser Drilled Micro Vias Increased Through Put And Easier Control Of Chemistry Less Start Up Time For Chemistry 3/21/06