1 10 th October 2007Luciano Musa Considerations on readout plane IC Area (die size) 1-2 mm 2 /channel Shaping amplifier 0.2 mm 2 ADC0.6 mm 2 (estimate)

Slides:



Advertisements
Similar presentations
1 500cm 83cm 248cm TPC DETECTOR 88us 1MIP = 4.8 fC = 3 x10 4 e Dynamic : 30 MIP S / N = 30:1 1MIP = 4.8 fC = 3 x10 4 e Dynamic : 30 MIP S / N = 30:1 LATERAL.
Advertisements

Front-end electronics for the LPTPC  Connectors  Cables  Alice readout electronics  New developments  New ideas  Open questions Leif Jönsson Phys.
TPC DETECTOR SEGMENTATION OF THE READOUT PLANE LATERAL VIEW OF THE TPC
Proximity Sensor Theremin Khoa Nguyen Walter Hudson Dennis Gilbert G. Hewage Thushara.
1 Luciano Musa CERN participation to EUDET for TPC electronics CERN, 31 August 2006 Outline Part I – Development of the readout electronics for the LPTPC.
Front-end electronics for Time Projection Chamber I.Konorov Outlook:  TPC requirements  TPC readout options  Options for TPC FE chips  Prototype TPC.
HEP2005, Lisboa July 05 Roberto Campagnolo - CERN 1 HEP2005 International Europhysics Conference on High Energy Physics ( Lisboa-Portugal,
Power Integrity Analysis and Optimization in the Substrate Design Harini M, Zakir H, Sukumar M.
Rainer Renfordt IKF Frankfurt TPC meeting 10/11December GSI Low Voltage System for the Alice TPC " Test of Wiener PL500 supply " Alternative scenario:
RPC Electronics Overall system diagram –At detector –Inside racks Current status –Discriminator board –TDC board –Remaining task.
8/11/2006 FPIX TB meeting L. Perera 1 Pixel Power Supply Response Measurement Lalith Perera - Univ. of Iowa Carlos Florez, Simon Kwan, Charles Newsom,
1 CARRIER BUS LAYOUT(a) ± 193 mm ladder1ladder mm mm Pixel chip Michel Morel EP/ED 09/ x 425µ 256 x 50µ Decoupling capacitors
ACES Workshop 3-4 March, 2009 W. Dabrowski Serial power circuitry in the ABC-Next and FE-I4 chips W. Dabrowski Faculty of Physics and Applied Computer.
Calorimeter upgrade meeting – CERN – October 5 th 2010 Analog FE ASIC: first prototype Upgrade of the front end electronics of the LHCb calorimeter E.
Peter Göttlicher | TIPP 2011 | Chicago, June 11 th 2011 | Page 1 Peter Göttlicher, DESY For CALICE collaboration Chicago, June 11 th, 2011 A concept for.
Switched capacitor DC-DC converter ASICs for the upgraded LHC trackers M. Bochenek 1,2, W. Dąbrowski 2, F. Faccio 1, S. Michelis 1 1. CERN, Conseil Européen.
F. Arteche, C. Esteban Instituto Tecnológico de Aragón D. Moya, I. Vila, A. L. Virto, A. Ruiz Instituto de Física de Cantabria Powering requirements and.
16 – 17 Jul 02Andrew Werner TRD Monitor Tube Readout Electronics: Shaping Peter Fisher, Bernard Wadsworth, Andrew Werner MIT 1.
Gaseous Tracking (TPC) Summary LCWT09 Nov. 5, 2009 LAL, Orsay Takeshi MATSUDA DESY/FLC 1.
NA62 GigaTracKer Working Group meeting Integration and GTK-carrier PCB design April 9, 2013 Michel Morel.
Prof R T KennedyPOWER ELECTRONICS 21. Prof R T KennedyPOWER ELECTRONICS 22 Class D audio amplifiers switching - PWM amplifiers -V cc.
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
S.Vereschagin, Yu.Zanevsky, F.Levchanovskiy S.Chernenko, G.Cheremukhina, S.Zaporozhets, A.Averyanov R&D FOR TPC MPD/NICA READOUT ELECTRONICS Varna, 2013.
Waclaw Karpinski General meeting CMS TRACKER SYSTEM TEST Outer Barrel –TOB Inner Barrel –TIB End cap –TEC TIB TOB TEC Different Geometries One.
The ALICE Forward Multiplicity Detector Kristján Gulbrandsen Niels Bohr Institute for the ALICE Collaboration.
The Readout Electronics for TPC with GEM readout chamber (and for almost any other readout chamber) Anders Oskarsson Lund Univ. Electronics: Bruxelles,
CLIC and ILC Power Distribution and Power Pulsing Workshop Summary Document 10/5/2011G. Blanchot1.
The AFTER electronics from a user’s point of view D. Attié, P. Colas Mamma meeting,CERN Feb T2K electronics.
1 Vertex-detector power pulsing CLIC Detector and Physics Collaboration Meeting, 02/10/2013 Cristian Alejandro Fuentes Rojas, PH-ESE-FE,
Impact of High Impedance Mid-Frequency Noise on Power Delivery Jennifer Hsiao-Ping Tsai.
CARDIAC meeting – 30 Sept 05 M3R3-M5R3-M5R4 FEE status.
10 Nov Ron Settles MPI-Munich LCTPC advanced-endcap studies for the LOI1 Continuation of LCTPC “advanced- endcap” planning for the ILD LOI ILD Logo.
1 Luciano Musa, Gerd Trampitsch A General Purpose Charge Readout Chip for TPC Applications Munich, 19 October 2006 Luciano Musa Gerd Trampitsch.
Takeshi Matsuda LC TPC Collaboration March 5, 2008 TPC Endcap Materials.
Front End Board (16 channels) Superlayer Cross Section Frontend Enclosure HV cap board HV cap Board Signals from chamber wires go to HV cap board to be.
LC Power Distribution & Pulsing Workshop, May 2011 Super-ALTRO Demonstrator Test Results LC Power Distribution & Pulsing Workshop, May nd November.
TPC electronics Status, Plans, Needs Marcus Larwill April
1 19 th January 2009 M. Mager - L. Musa Charge Readout Chip Development & System Level Considerations.
LCTPC “Advanced Endplate” (Discussion) LC TPC Meeting at ALCGP07 T. Matsuda.
D. Attié, P. Colas, E. Delagnes, M. Riallot M. Dixit, J.-P. Martin, S. Bhattacharya, S. Mukhopadhyay Linear Collider Power Distribution & Pulsing Workshop.
1 (Gerard Visser – STAR Integration Meeting 5/16/2008) STAR Forward GEM Tracker Readout/DAQ Integration G. Visser Indiana University Cyclotron Facility.
10 Feb Ron Settles MPI-Munich LCTPC advanced-endcap for the ILD- LOI1 ILD Logo goes here Iteration#6b on LCTPC “advanced-endcap” for the ILD LOI…
AIDA design review Davide Braga Steve Thomas ASIC Design Group 09 October 2008.
S. K. PalDCS WORKSHOP 17 JUN 2002 FRONT VIEW PMD Layout and Design Two planes: Veto + PreShower Gas detector with hexagonal cells Cell cross section: 0.22.
Status report on the development of a TPC readout system based on the SALTRO-16 chip and some thoughts about the next step Leif Jönsson AIDA Meeting Vienna.
19 Jan Ron Settles MPI-Munich LCTPC advanced-endcap for the ILD- LOI1 ILD Logo goes here Iteration on LCTPC “advanced-endcap” for the ILD LOI…
The ALICE TPC Readout Control Unit 10th Workshop on Electronics for LHC and future Experiments 13 – 17 September 2004, BOSTON, USA Carmen González Gutierrez.
Overview of TPC Front-end electronics I.Konorov Outline:  TPC prototype development  Readout scheme of the final TPC detector and further developments.
SKIROC status Calice meeting – Kobe – 10/05/2007.
Front End. Charge pre-amp and detector Voltage regulator. TOP side. Detector linear voltage regulator BOTTOM side. Charge pre-amp.
DU power Principle diagram OM inventory Conversions VEOC behavior DU to network Pending issues mPMT-Bar.
High Speed Properties of Digital Gates, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology
Power Distribution Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
Piero Belforte, HDT, July 2000: MERITA Methodology to Evaluate Radiation in Information Technology Application, methodologies and software solutions by Carla Giachino,
KLOE II Inner Tracker FEE
FEE for TPC MPD__NICA JINR
ALICE INDUSTRIAL AWARD for its collaboration to the ALTRO Chip
A General Purpose Charge Readout Chip for TPC Applications
Calorimeter Mu2e Development electronics Front-end Review
SUMMARY OF THE ORSAY LD-TPC ELECTRONICS MEETING
R&D activity dedicated to the VFE of the Si-W Ecal
DCH FEE 28 chs DCH prototype FEE &
Test Slab Status CALICE ECAL test slab: what is it all about?
Power pulsing of AFTER in magnetic field
VELO readout On detector electronics Off detector electronics to DAQ
02 / 02 / HGCAL - Calice Workshop
Assembly order PCB design
SKIROC status Calice meeting – Kobe – 10/05/2007.
SALTRO16 activities in Lund
Presentation transcript:

1 10 th October 2007Luciano Musa Considerations on readout plane IC Area (die size) 1-2 mm 2 /channel Shaping amplifier 0.2 mm 2 ADC0.6 mm 2 (estimate) Digital processor0.6 mm 2 (estimate) in the following we consider the case of 1.5mm 2 / channel 64 ch / chip  ~ 100 mm 2 Area of the chip on the PCB: 14 x 14 mm 2 / chip  ~ 3 mm 2 / pad PCB dimensions < 40 x 40 cm 2  ~53000 pads, ~800 FE chips / board

2 10 th October 2007Luciano Musa PCB topology and layer stack-up Pad layer Pad signals routing det gnd Digital signals I gnd vdd Digital signals II gnd 8-layer PCB Considerations on readout plane Analogue PWR planes Digital PWR planes amplifiers ADCs Digital Processing Chip floorplan Flip-chip mounted PCB

3 10 th October 2007Luciano Musa Considerations on readout plane Power consumption amplifier 8 mW / channel ADC30 mW / channel Digital Proc 4 mW / channel Power regulation and links 10 mW / channel duty cycle:1% average power / channel ~ 0.5 mW / channel average power / m W

4 10 th October 2007Luciano Musa Considerations on readout plane Readout Board power delivery network Large storage capacitors RO CHIP VRM can be turned off ON/OFF Model used to evaluate the impedance of the local power delivery network Impedance (W) versus frequency for the local power delivery network connected to the RO chip through a power plane with zero inductance. High optimization of local decoupling network is required

5 10 th October 2007Luciano Musa 121 FEE Cards TPC Low Voltage Distribution Scheme 115A max DIGITAL ANALOGUE DIGITAL Bus Bar pair (positive + return line) Bus Bar pair 40m Wiener power supplies Analogue Digital Voltage on load (V) I stdby (A) I max (A) Bus bar Section (mm2) Bus Bar description TPC endplate What is the transient response of the bus bar? R = 2 x 6.8 m  V = 816mV R = 2 x 3.4 m  V = 1.32V L ~ 11  H

6 10 th October 2007Luciano Musa Regulator 100 µF 1 µF Power Supply 10 × 100 nF ALTRO 4  s peaking time Standby power (15A /  s) 60A Dynamic Digital Current Consumption 3.3V2.5V

7 10 th October 2007Luciano Musa Regulator 100 µF 1 µF Power Supply 10 × 100 nF ALTRO 100  s peaking time Standby power Dynamic Digital Current Consumption (0.6A /  s) 60A 3.3V2.5V

8 10 th October 2007Luciano Musa C R Test Configurations Configuration A:R =  C=0 Configuration B: R=25m  C=0; Configuration C: R=25m  C=70mF Configuration D: R =  C=70mF Test setup I Load time II T High 40m Wiener PL500  160mm 2 multi-strand copper bar Electronic Load HP6050A – 6050B V PS V Load I h=1cm  = 2.1   m L = 11  H

9 10 th October 2007Luciano Musa 62.6V 0.8ms 680mV  I (A) Freq (Hz)  T HIGH (ms) Slew rate (A/  s) Test Parameters Measurement 1 (configuration A ) A sudden interruption of the current can damage the Front End Cards !

10 10 th October 2007Luciano Musa  I (A) Freq (Hz)  T HIGH (ms) Slew rate (A/  s) Test Parameters A current swing of 41.6A produces a transient voltage of ~1.8V 480mV 1.28V 0.78V Measurement 2 (configuration B )  L/R ~  ms Voltage drop across the bar for a current swing of 60A  V low load (dc) 0.90 V  V high load (dc) 1.32 V  V (transient) 3.40 V

11 10 th October 2007Luciano Musa  I (A) Freq (Hz)  T HIGH (ms) Slew rate (A/  s) “ “ Test Parameters 70mF in parallel to the electronic load assorbes the large transient spikes Measurements 3 (configuration C ) 0.95V 0.30V A B A B B A ALICE TPC conditions

12 10 th October 2007Luciano Musa  I (A) Freq (Hz)  T HIGH (ms) Slew rate (A/  s) Test Parameters Measurements 4 (configuration D ) 2V

13 10 th October 2007Luciano Musa  I (A) Freq (Hz)  T HIGH (ms) Slew rate (A/  s) “ “ Test Parameters A BB A A B 3.3V 2.5V 100  s Measurements 5 (configuration A + sense wire ) The sensing feedback is not fast enough to react to the load variations ALICE TPC conditions

14 10 th October 2007Luciano Musa Measurements 6 (configuration C + sense wire )  I (A) Freq (Hz)  T HIGH (ms) Slew rate (A/  s) Test Parameters 1.2V The sensing feedback is not fast enough to react to the load variations

15 10 th October 2007Luciano Musa 220mV 100  s Measurements 7 (configuration C + sense wire )  I (A) Freq (Hz)  T HIGH (ms) Slew rate (A/  s) Test Parameters The sensing feedback is not fast enough to react to the load variations C = 100mF