Jan, 2001CMS Tracker Electronics1 Hybrid stability studies Multi – chip hybrid stability problem when more then ~ 2 chips powered up -> common mode oscillation.

Slides:



Advertisements
Similar presentations
Differential Amplifiers and Integrated Circuit (IC) Amplifiers
Advertisements

Transistors (MOSFETs)
CHAPTER 3: SPECIAL PURPOSE OP-AMP CIRCUITS
BIOPOTENTIAL AMPLIFIERS
Differential Amplifiers
Analog Electronics Workshop (AEW) Apr 3, Contents Intro to Tools Input Offset Input and Output Limits Bandwidth Slew Rate Noise EMIRR Filtering.
29 June 2004Paul Dauncey1 ECAL Readout Tests Paul Dauncey For the CALICE-UK electronics group A. Baird, D. Bowerman, P. Dauncey, C. Fry, R. Halsall, M.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
Integrated Regulation for Energy- Efficient Digital Circuits Elad Alon 1 and Mark Horowitz 2 1 UC Berkeley 2 Stanford University.
Electronics Principles & Applications Sixth Edition Chapter 7 More About Small-Signal Amplifiers (student version) ©2003 Glencoe/McGraw-Hill Charles A.
8/11/2006 FPIX TB meeting L. Perera 1 Pixel Power Supply Response Measurement Lalith Perera - Univ. of Iowa Carlos Florez, Simon Kwan, Charles Newsom,
ECAL electronics Guido Haefeli, Lausanne PEBS meeting 10.Jan
Calorimeter upgrade meeting – CERN – October 5 th 2010 Analog FE ASIC: first prototype Upgrade of the front end electronics of the LHCb calorimeter E.
Storey: Electrical & Electronic Systems © Pearson Education Limited 2004 OHT 20.1 Field-Effect Transistors  Introduction  An Overview of Field-Effect.
Analogue Electronics II EMT 212/4
Electronic Amplifiers 1 शनिवार, 29 अगस्त 2015 शनिवार, 29 अगस्त 2015 शनिवार, 29 अगस्त 2015 शनिवार, 29 अगस्त 2015 शनिवार, 29 अगस्त 2015 शनिवार, 29 अगस्त.
Part B-3 AMPLIFIERS: Small signal low frequency transistor amplifier circuits: h-parameter representation of a transistor, Analysis of single stage transistor.
Oct, 2000CMS Tracker Electronics1 APV25s1 STATUS Testing started beginning September 1 wafer cut, others left for probing 10 chips mounted on test boards.
Switched capacitor DC-DC converter ASICs for the upgraded LHC trackers M. Bochenek 1,2, W. Dąbrowski 2, F. Faccio 1, S. Michelis 1 1. CERN, Conseil Européen.
Microwave Amplifier Design Blog by Ben (Uram) Han and Nemuel Magno Group 14 ENEL 434 – Electronics 2 Assignment
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Performance test of STS demonstrators Anton Lymanets 15 th CBM collaboration meeting, April 12 th, 2010.
Chapter 07 Electronic Analysis of CMOS Logic Gates
AIDA FEE64 development report August 2010 Progress after Texas CAD work Manufacturing 25th August
Aras Papadelis, OTR meeting NIKHEF, June 17 th LHCb Outer Tracker Cross-talk measurements with Fe-55.
Developing fast clock source with deterministic jitter Final review – Part A Yulia Okunev Supervisor -Yossi Hipsh HS-DSL Laboratory, Dept. of Electrical.
Operational Amplifiers and Other Integrated Circuit Usage Jimmie Fouts Houston County Career Academy.
25th June, 2003CMS Ecal MGPA first results1 MGPA first results testing begun 29 th May on bare die (packaging still underway) two chips looked at so far.
Two-stage amplifier status test buffer – to be replaced with IRSX i signal recent / final (hopefully) design uses load resistor and voltage gain stage.
Fundamentals of Electric Circuits Chapter 5 Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
1 ATF2 Q BPM electronics Specification (Y. Honda, ) Design System –Hardware layout –Software –Calibration Testing Production schedule ATF2 electronics.
Questions on IFPAC_SCHEMATIC. Signal Chain Preamplifier Compensation Capacitor should go to –Vs, not GND Where is resistor For compensation Network? Does.
July, 2002CMS Tracker Electronics1 APV25 wafer testing Outline Mark Raymond, Imperial College Wafer test procedure speed improvements.
October, 2001CMS Tracker Electronics1 Module studies at IC OUTLINE laboratory setup description, APV I2C settings pulse shape studies (dependence on ISHA,
1 VFE/MGPA considerations for EE/VPT EB/EE electrical spec. differences: full-scale signal noise input capacitance dominated by: APD capacitance (x2) for.
7-1 McGraw-Hill © 2013 The McGraw-Hill Companies, Inc. All rights reserved. Electronics Principles & Applications Eighth Edition Chapter 7 More About Small-Signal.
Large Signal Amplifier Design Ryan Child 1. Background Large Signal Amplifiers belong to a class of amplifiers that are used for applications where high.
July, 2001CMS Tracker Electronics1 I 2 C investigations - some reported problems from some APV users - sensitivity to “termination” resistance and power.
January, 2003CMS Ecal1 MGPA Specification Discussion – 9 th Jan. 03 OUTLINE 3 or 4 gain channels discussion technical background - why 3 gains could be.
AIDA design review Davide Braga Steve Thomas ASIC Design Group 11 February 2009.
Pixel power R&D in Spain F. Arteche Phase II days Phase 2 pixel electronics meeting CERN - May 2015.
Summary of FPIX tests Tom Zimmerman Fermilab May 16, 2007.
AIDA design review Davide Braga Steve Thomas ASIC Design Group 09 October 2008.
CBM 12 th Meeting, October 14-18, 2008, Dubna Present status of the first version of NIHAM TRD-FEE analogic CHIP Vasile Catanescu and Mihai Petrovici NIHAM.
Analogue Electronics Higher Physics Unit 2 Electricity And Electronics Introduction to Op-Amps.
M. Atef, Hong Chen, and H. Zimmermann Vienna University of Technology
Electronic Measuring Instruments
The Working Theory of an RC Coupled Amplifier in Electronics.
Barrel EM Calorimeter Preamp / Shaper Update Mitch Newcomer, Andrew Townley Prepared for Munich Liquid Argon Week 2011.
High Gain Transimpedance Amplifier with Current Mirror Load By: Mohamed Atef Electrical Engineering Department Assiut University Assiut, Egypt.
SUB.TEACHER:- MR.PRAVIN BARAD NAME:-SAGAR KUMBHANI ( ) -VIKRAMSINH JADAV( ) -PARECHA TUSHAR( ) TOPIC:-LINEAR AMPLIFIER(BJT.
Chapter 13 Small-Signal Modeling and Linear Amplification
Hartley Oscillator Circuit Theory Working and Application
Chapter 8: FET Amplifiers
AIDA design review 31 July 2008 Davide Braga Steve Thomas
Fundamentals of Electric Circuits Chapter 5
EE434 Jason Adams Mike Dierickx
MGPA version 2 submission status – Mark Raymond / Jamie Crooks (RAL)
Analogue Electronic 2 EMT 212
FET Amplifiers.
Transistor Amplifiers
Design of Digital Filter Bank and General Purpose Digital Shaper
Small-Signal Modeling and Linear Amplification
CALICE COLLABORATION LPC Clermont LAL Orsay Samuel MANEN Julien FLEURY
Presented by: Sanjay Pithadia SEM – Industrial Systems, Medical Sector
Electronics Fundamentals
Principles & Applications Small-Signal Amplifiers
Chapter 8: FET Amplifiers
Fundamentals of Electric Circuits Chapter 5
Chapter 5 Operational Amplifiers
Presentation transcript:

Jan, 2001CMS Tracker Electronics1 Hybrid stability studies Multi – chip hybrid stability problem when more then ~ 2 chips powered up -> common mode oscillation Strasbourg experiments => sensitivity to decoupling on V125 line Instability not observed on single chip test setups but known sensitivity of preamp to resistance in V125 supply identified (during design phase) and solved on chip by splitting V125 with separated bond pads Outline Explanation/simulation of phenomenon Possible solutions Single chip measurements of implemented solutions Conclusions Mark Raymond

Jan, 2001CMS Tracker Electronics2 7.1 mm 8.1 mm APV25s1 layout

Jan, 2001CMS Tracker Electronics3 input FET inverter stage V125 Preamp schematic – 1 channel inverter stage originally included to allow maximum use of dynamic range available at shaper output required for p-strip readout inverter FET operating point determined by input FET since both device sources connected to V125 use simplified schematic source follower

Jan, 2001CMS Tracker Electronics4 Common mode stability concerns identified during design stage on-chip track resistance leads to positive feedback path around preamp -> common mode instability which gets worse with increasing number of channels track resistances

Jan, 2001CMS Tracker Electronics5 On-chip solution implemented Split V125 supply on chip with separate bond pads effectively removes on-chip coupling Problem solved? Thought so but..... Common V125 supply on hybrid

Jan, 2001CMS Tracker Electronics6 Multi-chip schematic If sufficient resistance present in common V125 path then problem can re-surface (more chips => more channels) (can still occur for a single chip if resistance big enough)

Jan, 2001CMS Tracker Electronics7 Simulation Approach use single channel model, put in calculated resistances for tracks but multiply values by 128 Look at dependence of transient response on external resistor in V125 supply – one chip only here Preamp output shows some increase in gain for resistances up to 10 m  equivalent (note origins of waveforms offset for clarity)

Jan, 2001CMS Tracker Electronics8 Increasing common resistance still further Instability sets in for equivalent resistance >30 m  frequency similar to that observed on hybrid (~30 kHz) Interim Conclusion instability effect can be simulated strong evidence that V125 supply resistance to blame simulation may help to find solution

Jan, 2001CMS Tracker Electronics9 Solutions to problem More than one – some more attractive than others reduce power plane resistance on hybrid probably end up pushing problem elsewhere Maintain V125 separation on hybrid, through connector, through mother cable, where to stop? others Preferred solution Concentrate here on option that appears to be most robust

Jan, 2001CMS Tracker Electronics10 Proposed solution V125 supplies preamp input FETs only V125 supply to inverter stage derived from V250 via resistor probably better to supply each chip from individual resistor (~100  ) to ensure current shared equally Input and inverter FET common sources completely decoupled by power supplies

Jan, 2001CMS Tracker Electronics11 How does it work? Previous preamp power scheme Current in inverter stages determined by operating point of input devices (scaled by relative widths) New scheme Voltage on gates of inverter transistors same as before All 128 inverter FETs operate in parallel to maintain their common sources at a threshold above gate voltages -> ~V125 => current in inverters defined by resistor value V125 V250 Vg Vg+Vt = ~V125

Jan, 2001CMS Tracker Electronics12 Experimental results with single chip pcb APV25s1 test pcb altered to allow inverter V125 connection to V125 or to V250 via 100  resistor response to internal calibrate pulse (16 channels) V125V250/100  no common mode subtraction used for above plots if algorithm used which calculates CM excluding channels containing signal 16 cal chans remaining 112 channels V125V250/100  appears to be good solution – minor drawback of power consumption in resistor

Jan, 2001CMS Tracker Electronics13 Can go further... Why not derive input FET source voltage from V250 too? Not as robust as previous solution to supply line resistance Significant increase in power consumption (~25%) But supply is now only two rails and currents balanced

Jan, 2001CMS Tracker Electronics14 Experimental results 2 rail operation No CM subtraction CM subtract using average of channels not containing signal CM subtract using median value of all channels cal pulse response performance not apparently affected by supplying input FET current from V250 via 24  resistor

Jan, 2001CMS Tracker Electronics15 Conclusions Stability problems encountered with 1 st hybrid version understood and can be simulated Proposed solution of deriving inverter V125 supply from V250 via a resistor appears robust. Only significant drawback a minor increase in power consumption.