An Investigation of Crosstalk on the Rapid Transfer BPM Analog Transition Module PC Board August 23, 2006 David Peterson Antiproton Source Department Fermi.

Slides:



Advertisements
Similar presentations
Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.
Advertisements

Chapter Six: Receivers
Basic Electronics Ninth Edition Grob Schultz
AC  DC: Using a full-wave diode rectifier circuit (used in the music system final project) The 20:1 turns ratio transformer here reduces the rms voltage.
The L-Network L-networks are used to match the output impedance of one circuit to the input of another. Rsource < Rload, 1< Q < 5 Rsource > Rload, 1
Kit Building Class Lesson 4Page 1 R and X in Series Inductors and capacitors resist the flow of AC. This property is called reactance. Resistance also.
Television 1 Jess UEAB2006 Video IF Amplifier.
RF Circuit Design Chris Fuller /7/2012.
PCB Design for 1 Gbps ECE 4006 Dr Brooke. Overview What signals are being routed? How can you route those signals? How to apply routing to PCB? PCB design.
Introduction to electronics lab ENGRI 1810 Using: Solderless prototype board (white board) Digital multimeter (DMM) Power Supply Signal Generator Oscilloscope.
Electronics and Semiconductors
Designing a Lock-in Amplifier with Analog to Digital Conversion Muir Morrison Rachel Miller Mike Gallaspy.
Designing a EMC Compatible Electronic Meter using AD7755 a.
Professor Sung-Yeul Park
EVLA SAMPLERS " High speed wide band 3-bit for most bands " Lower speed narrower band 8-bit for bands with RFI. 1.
EE136 Project Subject:Soft start & E.M.I. Prof. D Zhou Student: Dan Lee Date:Dec. 6 th,2003.
Mica Sensor Board Review Alec Woo November 21, 2001 NEST Meeting.
Uli Schäfer 1 JEM1: Status and plans JEM1.1 Status Plans.
Announcements Tuesday’s Lecture next week is cancelled –October 18 th Assignment 4 is active, due in my mailbox by 5pm Friday (October 14 th ) Mid-term.
Fulton-Montgomery Community College TEPP Technological Education Pathways PartnershipNSF DUE Clock Radio.
F Tevatron Software Digital Receiver Beam Line Tuner Vic Scarpine Instrumentation Instrumentation Meeting July 13, 2005.
Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.
Segway Controller Notes. = connection on top layer of circuit board = connection on bottom layer of circuit board Ground Plane: Areas enclosed by the.
CALICE meeting Prague 2007, Hervé MATHEZ 1 DHCAL PCB STUDY for RPC and MicroMegas (Electronics recent developments for the European DHCAL) William TROMEUR,
Circuit board
PCB Layout Introduction
Amplifiers: From Ideal to Real Why amplify? Gain = Vout / Vin = sensitivity Ideal Op Amp Negative gain summation amplifier Positive gain for increased.
Modelling of TPM noise problems Greg, following discussions and measurements with David and Senerath.
TS 1.1 Basic Digital Troubleshooting 1 ©Paul Godin Updated August 2013 gmail.com.
Frequently Unasked Questions Loyola Blakefield Introduction to Engineering March 8, 2012 Bob Rassa, Raytheon Space & Airborne Systems
RevGeo Multipurpose Puzzle Box Dan Chambers, Jeff King, Josh Marchi, Paul Rosenberger, ECE 477 Group 11.
TDS8000 and TDR Considerations to Help Solve Signal Integrity Issues.
BEPCII Transverse Feedback System Yue Junhui IHEP , Beijing Sep 17 th, 08IMAC.
1 Instrumentation Development Laboratory KLM Calibration Board overview Schematics layout Parts Cost.
PCB Layout Introduction
8 Channel Fiber Optically Linked Data Acquisition System for Booster Modulators Tsatsu Nyamadi Norfolk State University Supervisor Rene Padilla Fermilab.
Figure 2 gives an overview of the hardware components of the upgraded Main Injector BPM system. The figure shows 2 signal channels which produce one position.
IPC Power Distribution Considerations A predominately important factor that should be considered in the design of a printed board is power distribution.
Developing fast clock source with deterministic jitter Final review – Part A Yulia Okunev Supervisor -Yossi Hipsh HS-DSL Laboratory, Dept. of Electrical.
Summer Tasks on UAV Radar Under supervision of: Shannon Rodríguez Lihua Li Gerry Heymsfield Manuel A. Vega-Cartagena UPRM Graduate Student Goddard Space.
1 HD EIE M -108MHz Phase Lock Loop FREQUENCY SYNTHSIZER WONG TANG PAAI DILLIAN D WONG WAI TING KENNETH D.
Electronics Loyola Blakefield Introduction to Engineering February 3, 2014 Bob Rassa, Raytheon Space & Airborne Systems
By: Uriel Barron Matan Schlanger Supervisor: Mony Orbach Final Review March 2015.
Beam Line BPM Filter Module Nathan Eddy May 31, 2005.
Single Balanced Mixer Design ECE 6361
ATF DR BPM Upgrade Janice Nelson, Doug McCormick, Justin May, Andrei Seryi, Tonee Smith, Mark Woodley.
Timing Board FPGA. Use existing IP version until firmware is ported to new FPGA FPGA Existing IP Carrier UCD Digital I/O TSG Timing Board.
Prototype Sensor Status and Measurements u Sensor Response Measurements u Mechanical Response u Noise Expectations u DAQ Status.
Tevatron Beam Position Monitor Upgrade Stephen Wolbers (for the Tevatron BPM Upgrade Project) PAC05, Knoxville, TN May 16-20, 2005.
Automatic Guitar Tuner Group #10 Dariusz Prokopczak & Stephan Erickson ECE 445 Sr. Design December 9, 2014.
Antenna Arrays and Automotive Applications
Radio Equipment. Review: On the Transmitter Side The purpose of radio communications is to transfer information from one point to another. The information.
S. Smith LCLS Facility Advisory October 12, Beam Position Monitors Facility Advisory Committee October 12, 2006.
F. Arteche EMC: Electronics system integration for HEP experiments (Grounding & Shielding)
LEReC BPM Status P. Cernigla, R. Hulsart, R. Michnoff, Z. Sorrell June 2, 2016.
Noise & Grounding Andrei Nomerotski (U.Oxford) 17 July 2007.
Ground Planes, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
Power Distribution Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
Basic Electricity Circuits
Discussion on the preamp and calibration circuit and layout
Adapter Board Design Changes
RF components Design for the Internet Over TV Band Adaptor
High-Speed Serial Link Layout Recommendations –
How to debug PMP systems A guideline for Application Engineers
12.4: SRF HOM Diagnostics: Experimental Results and Future Plans
Principles & Applications
High-Speed Serial Link Layout Recommendations –
Summer Tasks on UAV Radar
8.5 Modulation of Signals basic idea and goals
Report on ATF2 Third Project Meeting ATF2 Magnet Movers ATF2 Q-BPM Electronics Is SLAC ILC Instrumentation Group a good name?
Presentation transcript:

An Investigation of Crosstalk on the Rapid Transfer BPM Analog Transition Module PC Board August 23, 2006 David Peterson Antiproton Source Department Fermi National Accelerator Lab

Acknowledgements Thanks to : Carl Seifrid John Van Bogaert Bob Dysert Peter Prieto Bob Webber Nathan Eddy

The Problem

Some Clues Beam signals after the Analog Transition card (53 MHz bandpass filtering) had 1.Strong 53 MHz dB 106 MHz 3.Weak Some Even more 265 and so on… 6.Strong 424 MHz!

More Clues Splitting one beam signal four ways into BPM also produced ellipses. Splitting one Arbitrary Waveform Generator signal four ways into BPM did not produce ellipses. Adding low pass filters to beam signals eliminated ellipses.

Frequency Response Measurement Green = A1 In to A1 Out Violet = A1 In to B1 Out Transition Board S21 showing desired channel and isolation to adjacent channel.

More Tests The EchoTek board is sensitive to 424 MHz ADC Counts: Noise (No input) = MHz = 1, MHz = MHz = MHz = MHz = 10 The Transition PC card exhibited coupling from one input channel to all others. Coupling was not affected by DC power or relay settings.

Where? How? Needless to say, this was quite mysterious. Since a bare prototype board was available it was decided to start with the SMB connectors and add components until the crosstalk was observed. It didn’t take long.

Only SMB Connectors on the board

Did I miss something? Just to make sure RF fundamentals haven’t changed, I put two SMB connectors on a simple test board with microstrip lines and the same spacing as on the Transition card.

Simple Test

Why the Difference? The simple test board only has signal and ground planes. The Transition Card has 6 layers: 1)Top (signals and some grounding) 2)-5 volts (full size of board) 3) +5 volts (full size of board) 4)Signals 5)Ground 6)Bottom (some signals, mostly ground) The ground pads of Top and Bottom all connect to the Ground layer. Unfortunately, the -5 volt layer is not bypassed to ground very near the input connectors. This creates a nice broadside coupled line structure since the -5 volt layer is free to "wave in the breeze".

Board Layout Area of Interest

Board Layers -5 volt layer SMB center pinClosest Connection

Recommendations Although it is common practice to use power planes as isolation layers, careful attention must be paid to the signal frequencies and return paths. A generous number of appropriately placed bypass capacitors might help. Better yet, if the design needs a ground plane, use a real ground plane.

Useful Reading Thomas P. Van Doren, Grounding & Shielding of Electronic Systems, short course notes (although you have to take the course to get the notes or talk to me) Paul Horowitz and Winfield Hill, The Art of Electronics, 2 nd Edition, Cambridge University Press, Chapters 7 & 12. Tips for Electronic Printed Circuit Board Design