MUSIC DAC/ADC PCB Rick Raffanti Nov 23, 2010. Circuit changes Add ADR441 reference, U108 Add loopback filters Change U103 from LM1117-5 to LP3856-5 (lower.

Slides:

Advertisements

Similar presentations

Thermal Management Considerations for PCBs

Advertisements

Work in progress – do not publish RF&A/MS 1-page update Analog - carrier Frequency bands LF Analog (0-0.4GHz)RF (0.4-30GHz)mm-wave (30-300GHz)THz (>300GHz)

1 500cm 83cm 248cm TPC DETECTOR 88us 1MIP = 4.8 fC = 3 x10 4 e Dynamic : 30 MIP S / N = 30:1 1MIP = 4.8 fC = 3 x10 4 e Dynamic : 30 MIP S / N = 30:1 LATERAL.

INSTALLATION OF A BIOTIZER ® DISPENSER. TOOLS AND HARDWARE NEEDED FOR AN EASY INSTALLATION ► Cordless, variable speed drill motor ► Drill bit depending.

©Vektrex 2014; 1 Introducing n+1 Load Board Topology February, 2014.

F. Z. Peng: Slide 1Feb. 15, 2006 How to Select and Use Power Supplies and dc/dc Converters for Your Applications Fang Z. Peng Dept. of Electrical and Computer.

Lecture 21: Packaging, Power, & Clock

Introduction to CMOS VLSI Design Lecture 20: Package, Power, and I/O

Lab 6 – Part C2 Circuit for Problem 3.6 p 20. a b s y z = ~s & a w = s & b = ~s & a  s & b b s a ~s w = (b & s ) z = (a & ~s ) y = ~ (z & w) De Morgan’s.

Output Stages and Power Amplifiers

Class AB - Protection A short circuit output causes the current demand to rise beyond the design limit. In practice, it rises just far enough to destroy.

Thermal Equivalent Circuit for a Transistor. Junction Temperature Case TemperatureHeat Sink Temperature Ambient Temperature.

P08009 Audible Memo Board Phase II Monday, October 22, 2007 P08009: Audible Memo Board Phase II Sponsor: Tala Hopkins Jon GosligaAudio Output Lead Loic.

POWER TRANSISTOR – MOSFET Parameter 2N6757 2N6792 VDS(max) (V)

TI Information – Selective Disclosure Click to edit Master subtitle style Audio Amplifier Design Tips May 2012.

Power Electronic Devices Semester 1 Lecturer: Javier Sebastián Electrical Energy Conversion and Power Systems Universidad de Oviedo Power Supply Systems.

Thermal and Layout considerations for Integrated FET chargers Charles Mauney October 2013.

Stephen Pemberton TE-MPE-EE 1 DQLPUR Prototype Testing Initial Results: Thermal Tests Voltage Drop Off Tests.

Lab-1,Week 1, EML 3016 C- Spring 2003 Electronic Device Cooling A thin (assume zero thickness) electronic chip has a square shape of an area 5x5 cm 2,

Large Cell Scope Pictures HV Gnd 1nF Large Cell Tube Anode signal Cathode signal scope S1 S2 S1 S2 The following scope pictures were all taken with the.

1 Final Control Introduction Thermal Circuits –Thermal resistance –Heat Sinks –2N3904 example –OPA512 example JFET/MOSFET Review Summary.

Bridging Theory in Practice Transferring Technical Knowledge to Practical Applications.

Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 13.1 EE4800 CMOS Digital IC Design & Analysis Lecture 13 Packaging, Power and Clock Distributions.

Team Dominate(d?) The Happy Peace Bike. Defining un-measured variables  The variables we decided to characterize are: Acceleration Deceleration Lateral.

© International Rectifier DirectFET  MOSFETs Double Current Density In High Current DC-DC Converters With Double Sided Cooling.

Engineering 6806: Design Project 9/10/02 Engineering 6806 Power and Heat Michael Bruce-Lockhart.

WCARC Beacons On 33cm & 23cm By Rick Bandla VE3CVG October 1, 2013.

Introduction to CMOS VLSI Design Lecture 25: Package, Power, Clock, and I/O David Harris Harvey Mudd College Spring 2007.

Notes and Practice Adding and Subtracting Integers.

Home Enhancement Suite Presenter: Nathan Irvin William Bouchonnet, Daniel Sabo, Allen Humphreys.

Micromegas modules Towards the 7 module test. Micromegas panels Phase I: ‘Large Prototype’ Micromegas modules were built and tested in beam ( ):

Forum March 2003H.Taureg1 Magnetic Fields in ALICE Mapping and Monitoring.

MAVEN CDR May 23-25, 2011 Thermal Considerations for Board Electrical and Mechanical Design Christopher Smith Thermal Engineer Mars Atmosphere and Volatile.

1 Jim Thomas - LBL Changes to the Inner Sector Strongback to accommodate a wall between the inner and outer sectors (and a 2 nd wall at the innermost edge.

Relief Sculpture Due Dec 28th. Can be done as a single tile.

Aarthi Balachander Daniel Jiang Drew Schuster Ryne Rayburn.

C. CombaretSept 2007 Thoughts on DHCAL slabs What we need : Around 40 detector plans stacked in 1 meter Large plans : around 2 m x 1 m (70cm x 70cm for.

10 Feb Ron Settles MPI-Munich LCTPC advanced-endcap for the ILD- LOI1 ILD Logo goes here Iteration#6b on LCTPC “advanced-endcap” for the ILD LOI…

Output Stages and Power Amplifiers Classification of Output Stages Class A,B & AB Biasing AB Power BJT.

 jc ( ° C/W): thermal resistance from transistor junction to transistor case  cs (°C/W): thermal resistance from transistor case to heat sink  sa (°C/W):

19 Jan Ron Settles MPI-Munich LCTPC advanced-endcap for the ILD- LOI1 ILD Logo goes here Iteration on LCTPC “advanced-endcap” for the ILD LOI…

Auto turn off battery charger Auto turn off battery charger.

DOODLE DRIVE Presenter: Edward Kidarsa Team 6 Tablet Controlled Vehicle.

Gain clone Amp Collection

XLamp XR-E Lighting-Class LED Lumen Maintenance July 2009.

3/02/2004 ab,az,ts Proto Front End Thermal Test Results 1 EFNI H K PACKAGED FRONT END COOLING TEST The Front Ends of the Outer Tracker are closely packed,

Date of download: 9/27/2017 Copyright © ASME. All rights reserved.

P. Sutcliffe Liverpool University

Dept. of Electrical and Computer Engineering Michigan State University

Textbook Detection System With Radio-Frequency Identification

Block Diagram Transmitter Receiver × 2 Transmitter Power Supply ADC

Common Regulations for Circuits

ECE Engineering Design Thermal Considerations

ECE 445: Robotic Microphone Stand

Dr John Fletcher Thermal Management Dr John Fletcher

Presenter: Ujjwal Karki, PhD Candidate, PE Lab, MSU

Design Considerations

LXM1991 Six Output Programmable LED Sink Driver

Kruskal’s Algorithm for finding a minimum spanning tree

Calculate Area with grid lines no grid lines. Calculate Area with grid lines no grid lines.

Preliminary PCB Layout Presented by: Carey Woolet

Calculate Area with grid lines no grid lines. Calculate Area with grid lines no grid lines.

Maintaining/Handling the Rubber PAD

9 December 2011 CPPM- P.Pangaud HV2FEI4 simulations CPPM P.Pangaud.

Add an e to the end. Change the m to an s. What did you make?

Voltage Regulator Board

Presentation transcript:

MUSIC DAC/ADC PCB Rick Raffanti Nov 23, 2010

Circuit changes Add ADR441 reference, U108 Add loopback filters Change U103 from LM to LP (lower dropout v, bigger pkg)

ADC chips- 2.6W each

Heatsink- thermal tape mount (couldn’t find screw-attach type)

Thermal plane model

Thermal model- 1 oz plane

Thermal model- Spice Placed power sources roughly where they are on existing designs, on 20cm by 12cm grid Used 5 ea 0.5C/W mounting screws each edge Used 23.7C/W junction- ambient for ADC chips

ADC chip junction temp rise Single 1 oz plane: L 49C, R 54C (above ambient) Single 3 oz plane: L 36C, R 42C Add 4 1C/W mounting points near each ADC chip (8 in all): –L 27C, R 28C Moved 1.8W regulator near RH edge- L 27C, R 28C Single 6 oz plane (=? 2 3oz planes): L 18C, R 19C