ULPVIS: Ultra-Low Power Video Sensor Networks for IoT ($700B market)

Slides:



Advertisements
Similar presentations
DSPs Vs General Purpose Microprocessors
Advertisements

Energy Efficiency, Arithmetics and Design Effort on FPGAs Case study: Reconfigurable Miniature Sensor Nodes for Condition Monitoring Teemu Nyländen, Jani.
6 Reasons to Choose Professional Megapixel -- VIVOTEK IP7161.
Evaluating an Adaptive Framework For Energy Management in Processor- In-Memory Chips Michael Huang, Jose Renau, Seung-Moon Yoo, Josep Torrellas.
Evolution of Chip Design ECE 111 Spring A Brief History 1958: First integrated circuit – Flip-flop using two transistors – Built by Jack Kilby at.
GPGPU Introduction Alan Gray EPCC The University of Edinburgh.
In God We Trust Class presentation for the course: “Custom Implementation of DSP systems” Presented by: Mohammad Haji Seyed Javadi May 2013 Instructor:
Graduate Computer Architecture I Lecture 15: Intro to Reconfigurable Devices.
Real-Time Video Analysis on an Embedded Smart Camera for Traffic Surveillance Presenter: Yu-Wei Fan.
Topic 3: Sensor Networks and RFIDs Part 2 Instructor: Randall Berry Northwestern University MITP 491: Selected Topics.
Department of Computer Science and Electrical Engineering.
L27:Lower Power Algorithm for Multimedia Systems 성균관대학교 조 준 동
Introduction.
Low Power Design for Wireless Sensor Networks Aki Happonen.
Processor Architectures and Program Mapping 5kk10 TU/e 2006 Henk Corporaal Jef van Meerbergen Bart Mesman.
Presenter : Cheng-Ta Wu Antti Rasmus, Ari Kulmala, Erno Salminen, and Timo D. Hämäläinen Tampere University of Technology, Institute of Digital and Computer.
A Performance and Energy Comparison of FPGAs, GPUs, and Multicores for Sliding-Window Applications From J. Fowers, G. Brown, P. Cooke, and G. Stitt, University.
MORE THAN SMART IN CONSUMER ELECTRONICS California Energy Commission June 18, 2015.
The Industrial Performance Center Massachusetts Institute of Technology Integrated Circuit and System Design Expertise: The Heart of Future Electronic.
Information Fusion Yu Cai. Research Article “Comparative Analysis of Some Neural Network Architectures for Data Fusion”, Authors: Juan Cires, PA Romo,
The Camera Chapter 4.
IVisual: An Intelligent Visual Sensor SoC with 2790fps CMOS Image Sensor and 205GOPS/W Vision Processor Video analysis technology –Healthcare, HMI, surveillance,
Hydropower. Table of contents WIP Introduction Tech Applications Numbers.
11 Establishing the Framework for Datacenter of the Future Richard Curran Director Product Marketing, Intel EMEA.
Eye-RIS. Vision System sense – process - control autonomous mode Program stora.
1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
Nvidia Tegra 2 The world's first mobile super chip.
Embedded System Design
Real time DSP Professors: Eng. Julian Bruno Eng. Mariano Llamedo Soria.
Grid, Smart grid, CURENT. Basic components of the Electric Grid Power Plant- Electricity generation Transmission- Transmit electricity to different areas.
B212/MAPLD 2005 Craven1 Configurable Soft Processor Arrays Using the OpenFire Processor Stephen Craven Cameron Patterson Peter Athanas Configurable Computing.
“Low-Power, Real-Time Object- Recognition Processors for Mobile Vision Systems”, IEEE Micro Jinwook Oh ; Gyeonghoon Kim ; Injoon Hong ; Junyoung.
Low-Power Wireless Sensor Networks
Linear Technology Corp. 40V, 2A Buck-Boost Converter Tony Armstrong Director of Product Marketing, Power Products.
Sujayyendhiren RS, Kaiqi Xiong and Minseok Kwon Rochester Institute of Technology Motivation Experimental Setup in ProtoGENI Conclusions and Future Work.
ASIP Architecture for Future Wireless Systems: Flexibility and Customization Joseph Cavallaro and Predrag Radosavljevic Rice University Center for Multimedia.
Worldwide WebCams Market Shares, Strategies, and Forecasts 2015 to 2021 Toll Free: +1 (800) Direct:+1 (503)
R2D2 team R2D2 team Reconfigurable and Retargetable Digital Devices  Application domains Mobile telecommunications  WCDMA/UMTS (Wideband Code Division.
80-Tile Teraflop Network-On- Chip 1. Contents Overview of the chip Architecture ▫Computational Core ▫Mesh Network Router ▫Power save features Performance.
Lu Hao Profiling-Based Hardware/Software Co- Exploration for the Design of Video Coding Architectures Heiko Hübert and Benno Stabernack.
Project GreenLight Overview Thomas DeFanti Full Research Scientist and Distinguished Professor Emeritus California Institute for Telecommunications and.
XStream: Rapid Generation of Custom Processors for ASIC Designs Binu Mathew * ASIC: Application Specific Integrated Circuit.
Chapter 1 Introduction. Dr. Naim Dahnoun, Bristol University, (c) Texas Instruments 2002 Chapter 1, Slide 2 Learning Objectives  Why process signals.
A Hybrid Design Space Exploration Approach for a Coarse-Grained Reconfigurable Accelerator Farhad Mehdipour, Hamid Noori, Hiroaki Honda, Koji Inoue, Kazuaki.
Practical Strategies for Power-Efficient Computing Technologies Karim Al-Sheraidah December 8 th 2011.
CS 546: Intelligent Embedded Systems Gaurav S. Sukhatme Robotic Embedded Systems Lab Center for Robotics and Embedded Systems Computer Science Department.
ARM offers a broad range of processor cores to address a wide variety of applications while delivering optimum performance, power consumption and system.
Design Space Exploration for a Coarse Grain Accelerator Farhad Mehdipour, Hamid Noori, Morteza Saheb Zamani*, Koji Inoue, Kazuaki Murakami Kyushu University,
AICIP 1Chris Beall Design of a Mobile Sensor Platform and Localization Design of a Mobile Sensor Platform and Localization.
Real-time Content Filtering for Mobile Devices Philip West Greg Foster and Peter Clayton Department of Computer Science Rhodes University.
CS 351/ IT 351 Modeling and Simulation Technologies HPC Architectures Dr. Jim Holten.
How the Future of Signal Processing Will Affect Us Gene A Frantz Principal Fellow Texas Instruments.
A 1.2V 26mW Configurable Multiuser Mobile MIMO-OFDM/-OFDMA Baseband Processor Motivations –Most are single user, SISO, downlink OFDM solutions –Training.
Pat McGarry Ryft Systems, Inc. Closing Keynote Harnessing the Flood of IoT Data With Heterogeneous Computing at the Edge.
Work out the power dissipated by the resistor in the following 2 circuits. All LEDs have a forward voltage of 2v Which circuit is the most efficient and.
BORDER SECURITY USING WIRELESS INTEGRATED NETWORK SENSORS (WINS) By B.S.Indrani (07841A0406) Aurora’s Technological and Research Institute.
ULTRALEV: Ultra-Low-Energy Video Sensor Networks for IoT ($700B market) Technology Research Center University of Turku Finland.
EPS SPRING 2015 Team 4. Content Problem and IdeaMarketing Sustainability and Ethics Design Website Architecture Tests and Results Conclusion Future proposals.
1 Enabling Smart Cities/Campuses to Serve the Internet of People Florence Hudson Senior Vice President & Chief Innovation Officer Internet2 TNC16 June.
A DSP Based On-line UPS. Role of UPS in daily life: As an auxiliary power source in case of line outage, particularly useful to sensitive loads. Maintains.
PERPETUAL IOT AWARENESS SYSTEM Intelligent Power Managing Middleware 25.
Wearable Technology Rapid Development
Atoll Solutions PVT LTD
Inc. 32 nm fabrication process and Intel SpeedStep.
Future Technologies FTC 2016 Future Technologies Conference December 2016 San Francisco, United States.
Introducing Embedded Systems and the Microcontrollers
Ultra-Low-Voltage UWB Baseband Processor
DAC architectures.
A Survey of Recent Media Processors
Martin Croome VP Business Development GreenWaves Technologies.
Presentation transcript:

ULPVIS: Ultra-Low Power Video Sensor Networks for IoT ($700B market) Technology Research Center University of Turku Finland

Kovilta – KOVA focal plane platform Massively parallel pixel-level processing on a Focal-Plane Processor ASIC: Real-time sensor adaptation, filtering and segmentation. Minimal delay and energy consumption overhead Instant reaction to image content with radical reduction of output data on the sensor chip. More videos at kovilta.fi

Turku Technology Research Center 0.35V, 5 Piko Joule / Operation RISC Cores Adaptive architecture, Zero-margin design Wide voltage range (from 0.35V to 1V) Efficient on-chip power management circuits (DC-DC) Application-Specific DSPs TCE Studio (tce.cs.tut.fi) Open-source framework for rapid development of application-specific DSPs Developed by Tampere University of Technology Generation of ASIP architecture: 1 month

1 mW, Several Month On-Time, Ultra-Low Power Video Sensor Network (surveillance, alternate / augmented reality, always-on monitors) Possible applications: Surveillance, alternate / augmented reality, always-on monitors

Feedback: Privacy Policy Feedback
Do Not Sell My Personal Information
About project: SlidePlayer Terms of Service

© 2024 SlidePlayer.com. Inc. All rights reserved.