VHDL Source Code for eP32 2012 FIG Taiwan Conference February 17, 2012 Chen-Hanson Ting.

Slides:



Advertisements
Similar presentations
What are FPGA Power Management HDL Coding Techniques Xilinx Training.
Advertisements

Reconfigurable Computing (EN2911X, Fall07) Lecture 04: Programmable Logic Technology (2/3) Prof. Sherief Reda Division of Engineering, Brown University.
eP32 Metacompiler 2012 FIG Taiwan Conference February 17, 2012 Chen-Hanson Ting.
Graduate Computer Architecture I Lecture 15: Intro to Reconfigurable Devices.
Chen-Hanson Ting SVFIG December 20, 2014
Term Project Overview Yong Wang. Introduction Goal –familiarize with the design and implementation of a simple pipelined RISC processor What to do –Build.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Naor Huri Idan Shmuel.
I/O Subsystem Organization and Interfacing Cs 147 Peter Nguyen
CSE140L – Lab4 Overall picture of Lab4 Tutorial on Bus & Memory Tutorial on Truth table.
Random-Access Memory Distributed and Block RAM Discussion D10.3 Example 41.
Basic Computer Organization CH-4 Richard Gomez 6/14/01 Computer Science Quote: John Von Neumann If people do not believe that mathematics is simple, it.
FPGA VHDL eP32 Design 2012 FIG Taiwan Conference February 17, 2012 Chen-Hanson Ting.
Chapter 17 Microprocessor Fundamentals William Kleitz Digital Electronics with VHDL, Quartus® II Version Copyright ©2006 by Pearson Education, Inc. Upper.
FPGA-Based Arcade Emulation Danny Funk, Cory Mohling, Tony Milosch, David Gartner, John Alexander Advisor: Philip Jones Client: Joseph Zambreno.
The Microcomputer System In this presentation you will: Investigate the microprocessor Title Page.
328eForth for Arduino Uno C. H. Ting February 16, 2012 SVFIG.
ECE 332 Digital Electronics and Logic Design Lab Lab 5 VHDL Design Styles Testbenches.
Computer architecture Microprocessor based computers.
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,
Levels of Architecture & Language CHAPTER 1 © copyright Bobby Hoggard / material may not be redistributed without permission.
FPGA IRRADIATION and TESTING PLANS (Update) Ray Mountain, Marina Artuso, Bin Gui Syracuse University OUTLINE: 1.Core 2.Peripheral 3.Testing Procedures.
Computer Architecture and Organization Introduction.
ASIC/FPGA design flow. FPGA Design Flow Detailed (RTL) Design Detailed (RTL) Design Ideas (Specifications) Design Ideas (Specifications) Device Programming.
The Computer Systems. Computer System CPU Is the brain of the PC. All program instructions are run through the CPU Control Unit This decodes and executes.
Microcontroller Presented by Hasnain Heickal (07), Sabbir Ahmed(08) and Zakia Afroze Abedin(19)
Chapter 14 Introduction to Microprocessors. 2 Microcomputer A self-contained computer system that consists of CPU (central processing unit), memory (RAM.
집적회로 Spring 2007 Prof. Sang Sik AHN Signal Processing LAB.
L16 – Testbenches for state machines. VHDL Language Elements  More examples HDL coding of class examples Testbench for example  Testing of examples.
ECE 449: Computer Design Lab Coordinator: Kris Gaj TAs: Tuesday session: Pawel Chodowiec Thursday session: Nghi Nguyen.
COMPUTER SCIENCE QUESTIONS… BY JACK. WHAT IS THE CPU? The cpu is the central processing unit.
Introduction to FPGA Created & Presented By Ali Masoudi For Advanced Digital Communication Lab (ADC-Lab) At Isfahan University Of technology (IUT) Department.
FPGA-Based System Design Copyright  2004 Prentice Hall PTR Logic Design Process n Functional/ Non-functional requirements n Mapping into an FPGA n Hardware.
Computer Organization - 1. INPUT PROCESS OUTPUT List different input devices Compare the use of voice recognition as opposed to the entry of data via.
CascadedBCDCntr&Display Aim : Capture, simulate and implement a 2-digit, loadable BCD up/down counter, with chip enable I/P (CE) and chip enable O/P (CEO).
Computer System Internal components - The processor - Main memory - I / O controllers - Buses External components (peripherals). These include: - keyboard.
MICROOCESSORS AND MICROCONTROLLER:
Assignment write a short notes on 1.Manufacturing Testing. 2.Functional Testing. 3.Files and Text I/O. 4.Differentiate the cpld and fpga architecture.
E X C E E D I N G E X P E C T A T I O N S L3-CPU IS 4490 N-Tier Client/Server Architectures Dr. Hoganson Kennesaw State University Layer 3 - CPU CPU has.
THE MICROPROCESSOR A microprocessor is a single chip of silicon that performs all of the essential functions of a computer central processor unit (CPU)
The Computer System.
Lab Environment and Miniproject Assignment Spring 2009 ECE554 Digital Engineering Laboratory.
ASIC/FPGA design flow. Design Flow Detailed Design Detailed Design Ideas Design Ideas Device Programming Device Programming Timing Simulation Timing Simulation.
Chapter 20 Computer Operations Computer Studies Today Chapter 20.
Overview of microcomputer structure and operation
Networked Embedded Systems Pengyu Zhang EE107 Spring 2016 Lecture 8 Serial Buses.
Design methodology for Implementing a Microcontroller in a FPGA. Phillip Southard Ohio University EE 690 Reconfigurable Design.
SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.
Introduction to the FPGA and Labs
Maj Jeffrey Falkinburg Room 2E46E
PROGRAMMABLE LOGIC CONTROLLERS SINGLE CHIP COMPUTER
Complex Programmable Logic Device (CPLD) Architecture and Its Applications
Lecture 15 PicoBlaze Overview
Diagram of microprocessor interface with IO devices
Parts of the Computer.
Hardware Description Languages
Topics The logic design process..
Lecture 14 PicoBlaze Overview
Serial Data Hub (Proj Dec13-13).
Lecture 16 PicoBlaze Overview
Week 5, Verilog & Full Adder
ECEG-3202 Computer Architecture and Organization
Computer Architecture
ECEG-3202 Computer Architecture and Organization
VHDL Introduction.
Chapter 4 Introduction to Computer Organization
"Computer Design" by Sunggu Lee
CS 153 Logic Design Lab Professor Ian G. Harris
CHAPTER 4 I/O PORT PROGRAMMING.
Physical Implementation
2012 FIG Taiwan Conference February 17, 2012 Chen-Hanson Ting
Presentation transcript:

VHDL Source Code for eP FIG Taiwan Conference February 17, 2012 Chen-Hanson Ting

Summary ep32_chip.vhdOverall Design ep32.vhdCPU of eP32 ram_memory.vhdMemory of eP32 uart.vhdSerial port gpio.vhdGeneral purpose IO ep32q_tb.vhdTestbench

VHDL Souce code I will scan the source code files so we have a general idea on what eP32 contains and how it is implemented. VHDL code is very portable so that you can move it to any FPGA chip or ASIC chip. eP32 is the simplest, yet most complete microprocessor design ever.

ep32_chip.vhd Define all external connections Define ports of all components Define signals connecting all components Instantiate all components

ep32.vhd Define IO ports of CPU Define internal signals and registers Define logic relations among signals Define instruction set Define finite state machine to execute instructions

ram_memory.vhd Instantiate DQ RAM memory modules. Initialize RAM memory contents to a FORTH dictionary. This module cannot be ported from one FPGA to another. It must be generated by tools provided by specific FPGA IDE. eP32 requires asynchronous RAM modules. Memory is mapped to 0-$00001FFF.

uart.vhd Instantiate a Universal Asynchronous Receiver Transmitter (USART). USART is initialized to 115,200 baud, 1 start bit, 8 data bits, 1 stop bit, no parity, and no flow control. It can be configures to other options. USART registers are mapped to $ x.

gpio.vhd Instantiate a 16 bit general purpose IO port. It includes these registers: Direction Register Input Register Output Register Registers are mapped to $E000000x.

ep32q_tb.vhd It is required by ispLEVEL to simulate eP32 chip. A template is provided by ispLEVEL. It is customized for eP32 chip. DIAMOND does not need a testbench. Signals in the eP32_chip top module can be customized to drive eP32 chip.

Conclusion CPU design is simple. Most CPU designers do not understand computer, and made their designs unnecessarily complicated. eP32 is the simplest, yet most complete microprocessor design ever.

莊子『庖丁解牛』 良庖歲更刀,割也。 族庖月更刀,折也。 今臣之刀十九年矣,所解數千牛矣,而刀 刃若新發於硎。 彼節者有閒,而刀刃者無厚,以無厚入有 閒,恢恢乎其於遊刃必有餘地矣。