COMADC Board and Etc. Jinyuan Wu For CKM Collaboration.

Slides:



Advertisements
Similar presentations
SciFi Tracker DAQ M. Yoshida (Osaka Univ.) MICE meeting at LBNL 10.Feb.2005 DAQ system for KEK test beam Hardware Software Processes Architecture SciFi.
Advertisements

On-Chip Processing for the Wave Union TDC Implemented in FPGA
CMS Week Sept 2002 HCAL Data Concentrator Status Report for RUWG and Calibration WG Eric Hazen, Jim Rohlf, Shouxiang Wu Boston University.
Ionization Profile Monitor Project Current Status of IPM Buffer Board Project 10 February 2006 Rick Kwarciany.
PS2 Keyboard Interface Using Spartan-3 Starter Kit Board
Low Cost TDC Using FPGA Logic Cell Delay Jinyuan Wu, Z. Shi For CKM Collaboration Jan
Bill W. Haynes Slide 1 February 26, 2002 CKM Precision Timing CKM Workshop In San Luis Potosi, Mexico u Common Design for Multiple Timing Applications.
Status of opto R&D at SMU Jingbo Ye Dept. of Physics SMU For the opto WG workshop at CERN, March 8 th, 2011.
Upgrade developments in Clermont-Ferrand Romeo Bonnefoy and François Vazeille Tilecal upgrade meeting (CERN, 13 June 2014) ● Handling tools ● Deported.
Digital Correlated Double Sampling for ZTF Roger Smith and Stephen Kaye California Institute of Technology The digital equivalent of dual slope integration.
U niversity of S cience and T echnology of C hina Design for Distributed Scheme of WCDA Readout Electronics CAO Zhe University of Science and Technology.
TOF Electronics Qi An Fast Electronics Lab, USTC Sept. 16~17, 2002.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.
SODA: Synchronization Of Data Acquisition I.Konorov  Requirements  Architecture  System components  Performance  Conclusions and outlook PANDA FE-DAQ.
Main Board Status MB2 v1 for FATALIC & QIE 10/06/2015Roméo BONNEFOY - LPC Clermont1 Roméo BONNEFOY François Vazeille LPC Clermont-Ferrand.
U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
Data Acquisition for the 12 GeV Upgrade CODA 3. The good news…  There is a group dedicated to development and support of data acquisition at Jefferson.
September 8-14, th Workshop on Electronics for LHC1 Channel Control ASIC for the CMS Hadron Calorimeter Front End Readout Module Ray Yarema, Alan.
S. Brambilla, “Recent DAQ integration test at L.N.L May 2008” 7 th AGATA Week, Uppsala, 8-11 July th AGATA Week Uppsala, 8-11 July 2008 Recent.
Leo Greiner IPHC DAQ Readout for the PIXEL detector for the Heavy Flavor Tracker upgrade at STAR.
Hall D Online Meeting 28 March 2008 Fast Electronics R. Chris Cuevas Group Leader Jefferson Lab Experimental Nuclear Physics Division System Engineering.
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
Leo Greiner PIXEL Hardware meeting HFT PIXEL detector LVDS Data Path Testing.
CKM Data Source System CKM Electronics Group July 2003.
Xiangming Sun1PXL Sensor and RDO review – 06/23/2010 STAR XIANGMING SUN LAWRENCE BERKELEY NATIONAL LAB Firmware and Software Architecture for PIXEL L.
CMS ECAL DAQ Fiber data block format Magnus Hansen
FVTX Electronics (WBS 1.5.2, 1.5.3) Sergey Butsyk University of New Mexico Sergey Butsyk DOE FVTX review
5/7/2004Tomi Mansikkala User guide for SVT/XTRP TX firmware v1.0 XTRP out Control FPGA Tomi: - Introduction - Control bit descriptions - Test Pattern format.
TELL-1 and TDC board: present status and future plans B. Angelucci, A. Burato, S. Venditti.
FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)
Charge Measurement Using Commercial Devices Jinyuan Wu, Zonghan Shi For CKM Collaboration. Jan
12GeV Trigger Workshop Christopher Newport University 8 July 2009 R. Chris Cuevas Welcome! Workshop goals: 1.Review  Trigger requirements  Present hardware.
December 14, 2006Anuj K. Purwar1 Design proposal for Read Out Card (ROC) Anuj K. Purwar December 14, 2006 Nevis Meeting.
1 07/10/07 Forward Vertex Detector Technical Design – Electronics DAQ Readout electronics split into two parts – Near the detector (ROC) – Compresses and.
DAQ Status for cosmic-ray test in RAL Hideyuki Sakamoto MICE Phone meeting 12 th July 2007 Contents Status Setup for cosmic-ray test bench Schedule.
Sept. 7, 2004Silicon VTX Workshop - Brookhaven National Laboratory, Long Island, New York Prototype Design of the Front End Module (FEM) for the Silicon.
Charge Measurement Using Commercial Devices Jinyuan Wu, Zonghan Shi For CKM Collaboration. Jan
FVTX Electronics (WBS 1.5.2, 1.5.3) Sergey Butsyk University of New Mexico Sergey Butsyk DOE FVTX review
NSYNC and Data Format S. Cadeddu – INFN Cagliari P. Ciambrone – INFN LNF.
A Super-TFC for a Super-LHCb (II) 1. S-TFC on xTCA – Mapping TFC on Marseille hardware 2. ECS+TFC relay in FE Interface 3. Protocol and commands for FE/BE.
STAR Pixel Detector readout prototyping status. LBNL-IPHC-06/ LG22 Talk Outline Quick review of requirements and system design Status at last meeting.
Integration and commissioning of the Pile-Up VETO.
Current Knowledge on CKM Front-end Electronics M. Bowden, K. Bowie, M. Campbell, P. Cooper, S. Hansen, B. Haynes, A.Inyakin, M. Kozlovsky, K. Nelson,
BPM stripline acquisition in CLEX Sébastien Vilalte.
.1PXL READOUT STAR PXL READOUT requirement and one solution Xiangming Sun.
Some Details on CKM Data Format Jinyuan Wu for CKM Collaboration April 2002.
CPT week May 2003Dominique Gigi CMS DAQ 1.Block diagram 2.Form Factor 3.Mezzanine card (transmitter SLINK64) 4.Test environment 5.Test done 1.Acquisition.
Mircea Bogdan Chicago, Oct. 09, BIT, 500 MHz ADC Module for the KOTO Experiment The University of Chicago.
5 Gbps J. SMU 1 A Serializer for LAr Front-end electronics upgrade 1.Requirements and design philosophy. 2.Key features of the serializer.
Computer Networks & Digital Lab project. In cooperation with Mellanox Technologies Ltd. Guided by: Crupnicoff Diego & Gurewitz Omer. Students: Cohen Erez,
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
Readout controller Block Diagram S. Hansen - CD-1 Lehman Review1 VXO Ø Det Links to 24 SiPM Front End Boards Clock Event Data USB ARM uC A D Rd Wrt 100Mbit.
Status of the SVD DAQ Koji Hara (KEK) 2012/1/16 TRG/DAQ meeting1.
Digitization at Feed Through Wu, Jinyuan Fermilab Feb
Calorimeter Digitizer Electronics Cheng-Yi Chi Columbia University Nov 9-10, 2015sPHENIX Cost and Schedule Review1.
SVD FADC Status Markus Friedl (HEPHY Vienna) Wetzlar SVD-PXD Meeting, 5 February 2013.
HF Phase-1 Upgrades QIE RM-uHTR protocol proposal Marcelo Vicente (University of Wisconsin-Madison) 1.
JIS June 22, 2017 For up to date imagery please refer to
“FPGA shore station demonstrator for KM3NeT”
Iwaki System Readout Board User’s Guide
A New Clock Distribution/Topology Processor Module for KOTO (CDT)
HCAL Data Concentrator Production Status
Complex function block of processing and transferring asynchronous data for the IC of reading out the signals of multichannel detectors P. Ivanov, E.
Sheng-Li Liu, James Pinfold. University of Alberta
Example of DAQ Trigger issues for the SoLID experiment
NA61 - Single Computer DAQ !
New DCM, FEMDCM DCM jobs DCM upgrade path
Presentation transcript:

COMADC Board and Etc. Jinyuan Wu For CKM Collaboration

The COMADC Board The COMADC board is a test board primarily to test the 2-phase current integrator (developed by Ken Nelson). It has the integrator, commercial 14-bit ADC, FPGA, Serdes and optic fiber out. (see comadc_sch.pdf for block diagram)

The COMADC Board The Serdes and optic fiber out are identical with the QIE test board (which Kwami designed). Therefore it can be plugged into the DAQ PCI module (which Bill designed) directly.

The COMADC Board A version of layout has been reached. (see “comadc_lay.pdf” pictures)

The COMADC Board (to do) Refine the layout. (0 Weeks?) Post process done by our CAD group. (2 weeks) Fabrication. (2 weeks) Partial assembly and tests.

The COMADC Board (schedule) Work req. date: , Yes. Catch Jlab test beam?

Etc. What are those wires? (see comadc_lay.pdf) Too much details. But, the current technical choices in the digital design create some implications we should let the collaboration know.

Data Format for CKM J. Wu, S. Hansen, M. Bowden, B. Haynes, P. Cooper For CKM Collaboration This talk is too long. Only fun part will be shown. For full version, see CKM_62

TDC Data Roll-over Marker 1 Check sum of past centenary TS[7:0]0E TDC data Time (1ns/bin)D Double hit marker from TDC Earliest Time from CLK leading edge Error bit 1 TS[9:6]1Ch. #0 Check sum word

Veto System Data Roll-over Marker 1 Check sum of past centenary 1 TS[9:6]1Ch. #0 Check sum word TS[9:0]10E Hitlet Header QIE (2 range, 6 mantissa)00CapID QIE only data 01 (QIE+TDC) data QIE (2 range, 6 mantissa)Time (1ns/bin)D

Centenaries: (TDC Example) Roll-over Marker TDC data Check sum word Roll-over Marker Check sum word TDC data C. 0 C. 1 1 Check sum of past centenary TS[7:0]0ETime (1ns/bin)DTS[9:6]1Ch. #010TS[9:6]1Ch. #010TS[7:0]0ETime (1ns/bin)DTS[7:0]0ETime (1ns/bin)DTS[7:0]0ETime (1ns/bin)DTS[7:0]0ETime (1ns/bin)DTS[7:0]0ETime (1ns/bin)DTS[7:0]0ETime (1ns/bin)DTS[7:0]0ETime (1ns/bin)DTS[7:0]0ETime (1ns/bin)D

Millenary Structure Millenary Header Centenary 0 Millenary ID [11:0]1110 Millenary ID [23:12]1111 Millenary ID [31:24]1111Reset ID [3:0] Unified Channel Number [11:0]1111 Unified Channel Number [23:12]1111 Millenary Word Count [11:0]1111 Millenary Word Count [23:12]1111 Millenary Check Sum [11:0]1111Centenary ID = TS[15:8]1010TS[9:6]1Ch. #010TS[7:0]0ETime (1ns/bin)D1 Check sum of past centenary 110TS[7:0]0ETime (1ns/bin)DCentenary ID = TS[15:8]1010TS[9:6]1Ch. #010TS[7:0]0ETime (1ns/bin)D1 Check sum of past centenary 110 Centenary 255 Centenary ID word: Inserted while forming Millenary

Millenary Header Words The 1 st header word Millenary ID [11:0]1110 Millenary ID [23:12]1111 The 2 nd header word Millenary ID [31:24]1111Reset ID [3:0] Unified Channel Number [11:0]1111 Unified Channel Number [23:12]1111 Millenary Word Count [11:0]1111 Millenary Word Count [23:12]1111 Millenary Check Sum [11:0]1111 Optional Redundant check information. Inserted after collecting the whole Millenary Centenary ID = TS[15:8]1010 Centenary ID One for each centenary

(QIE+TDC) Data M. Header Millenary Centenary 0 Centenary 1 Centenary 255 Roll-over marker Centenary ID Check Sum 0-42 Hitlets, words Hitlet Hitlet Hdr. 2 Empty QIE words QIE(+TDC) word(s) 2 Empty QIE words Centenary

TDC Data M. Header Millenary Centenary 0 Centenary 1 Centenary 255 Roll-over marker Centenary ID Check Sum TDC words Centenary

DAQ System Model

TS Establishment Event Builder (Switch) CLK Sys. DATA Receiver PC Farm No-op Reset/Sync. CLK TS10 TS32 Digitizer Serial Links, Optic fiber or LVDS pairs

Hit Data Package Event Builder (Switch) CLK Sys. DATA Receiver PC Farm Roll-over marker is inserted at beginning. TS of hit is attached with hit data. Roll-over marker is inserted. Roll-over marker is inserted whenever counter roll-over, regardless there are hits or not in between. Digitizer “Triggerless” scheme: Use hit as guide.

Data Transmit format Event Builder (Switch) CLK Sys. DATA Receiver PC Farm Digitizer When there is nothing else to transmit, send No-op and TS to maintain TS counters. Send hit data blocks when they are ready. Emergency service request DAQ data flow Emergency requests are serviced by CLK sys. and commands are sent back. More data and idle

The End Thanks