A Tour of the IBIS Quality Specification DesignCon East IBIS Summit April 5, 2004 Robert Haller Signal Integrity Software, Inc. 6 Clock.

Slides:



Advertisements
Similar presentations
What Makes a Better I/O Driver Model? Vadim Heyfitch Cadence Design Systems, Inc. (978)
Advertisements

Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform.
Interconnect Terminal Naming Walter Katz Signal Integrity Software, Inc. IBIS ATM January 9, 2015.
Chapter 2Test Specification Process. n Device Specification Sheet – Purpose n Design Specification – Determine functionality of design n Test List Generation.
Integrated Circuits Laboratory Faculty of Engineering Digital Design Flow Using Mentor Graphics Tools Presented by: Sameh Assem Ibrahim 16-October-2003.
27 April 2004ebXML Messaging: The future1 ebXML Messaging: The Future Ian Jones E-Commerce Engineer, BT Group plc. Chair ebXML Messaging Services TC.
The net result is that the Extra Credit Research Paper will only really effect your final grade if you are "just" below a final grade cut line. GE2000.
1 4 BIT Arithmetic Logic Unit (ALU) Branson Ngo Vincent Lam Mili Daftary Bhavin Khatri Advisor: Dave Parent DATE: 05/17/04.
Software Testing Test Design and Implementation. Agenda Test Design Test Implementation Test Design Sources Automated Testing 2.
Churning the Most Out of IP-XACT for Superior Design Quality Ayon Dey Lead Engineer, TI Anshuman Nayak Senior Product Director, Atrenta Samantak Chakrabarti.
IBIS Interconnect BIRD Draft 3 Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon Santa Clara, CA January 30, 2015.
SQA Work Procedures.
Chapter 1 The First Flight Creating the first project and saying “Hello to the World”
This chapter is extracted from Sommerville’s slides. Text book chapter
Configuration Management Process and Environment MACS Review 1 February 5th, 2010 Roland Moser PR a-RMO, February 5 th, 2010 R. Moser 1 R. Gutleber.
Renesas Technology America Inc. 1 M16C/Tiny SKP Tutorial 2 Creating A New Project Using HEW4.
01/30/04 *Other brands and names are the property of their respective owners Page 1 Futures Subcommittee Proposed “New” Futures Subcommittee To create,
Project Source Code Structure and Build Process ● Remember consistency matters as source code structure, build process, and release processes are all intertwined.
Introducing Dreamweaver MX 2004
Tutorial 1 Getting Started with Adobe Dreamweaver CS3
BIO1130 Lab 2 Scientific literature. Laboratory objectives After completing this laboratory, you should be able to: Determine whether a publication can.
© 2007 Cisco Systems, Inc. All rights reserved. 1 IBIS Quality Review A status review of the IBIS Quality specification Mike LaBonte, Cisco Systems.
IMIC DISCUSSION Bob Ross Interconnectix Business Unit Mentor Graphics Corporation IBIS Summit Meeting, San Diego, CA December 7, 1998.
Course ILT Routine maintenance Unit objectives Discuss the necessity of applying software patches and fixes Discuss viruses and anti-virus strategy.
Signal Integrity Software, Inc. IBIS Advanced Technology Modeling Group (IBIS-ATM) * Status Report Todd Westerhoff, SiSoft (Chief Troublemaker) DesignCon.
11/09/04 *Other brands and names are the property of their respective owners Page 1 The IBIS Specification and IEEE DASC Michael.
The Macro Design Process The Issues 1. Overview of IP Design 2. Key Features 3. Planning and Specification 4. Macro Design and Verification 5. Soft Macro.
1 © 2004 Cisco Systems, Inc. All rights reserved. Using the IBIS Quality Checklist Mike LaBonte, Cisco Systems IBIS Open Forum Summit 4 October 2004 Appendix.
[insert WP name] Core concepts and elements [insert author name and photo if necessary]
ELEC4601 Microprocessors Lab 2 Tutorial Signal Waveforms and Parallel port programming.
06/02/04 *Other brands and names are the property of their respective owners Page 1 New IBIS Cookbook 1.0 Introduction.
Computer Literacy for IC 3 Unit 2: Using Productivity Software Chapter 3: Formatting and Organizing Paragraphs and Documents © 2010 Pearson Education,
G.Govi CERN/IT-DB 1 September 26, 2003 POOL Integration, Testing and Release Procedure Integration  Packages structure  External dependencies  Configuration.
1 Chapter 12 Configuration management This chapter is extracted from Sommerville’s slides. Text book chapter 29 1.
Fixing GND in IBIS Walter Katz SiSoft IBIS-Packaging May
Introduction to Labs Wenchao Cao, Teaching Assistant Department of EECS University of Tennessee.
THE WINDOWS OPERATING SYSTEM Computer Basics 1.2.
IBIS Status and Future Direction Michael Mirmak Intel Corp. Chair, EIA IBIS Open Forum マイケル マ一マク インテル コ一ポレ一 ション 会長,アイビス JEITA IBIS Conference March 24,
Managing TDM Drawings Lifecycle WorkFlow Created: March 30, 2006 Updated: April 10, 2006 By: Tony Parker.
Fixing [Pin Mapping] Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon Santa Clara, CA January 22, 2016.
Automated Design History File Management with Aligned Elements.
References in IBIS Bob Ross, Teraspeed Labs IBIS ATM Meeting January 12, 2016 Copyright 2016 Teraspeed Labs 1.
Simulation [Model]s in IBIS Bob Ross, Teraspeed Labs Future Editorial Meeting April 22, 2016 Copyright 2016 Teraspeed Labs 1.
IBIS Interconnect BIRD Draft 0 Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon January 27, 2015.
IBIS 6.2 Editorial Resolutions
V7.0 Linked BIRDs Bob Ross IBIS Editorial Task Group April 7, 2017
BIO1130 Lab 2 Scientific literature
4 BIT Arithmetic Logic Unit (ALU)
Upgrading from r4.1.4 to r7: Making a Smooth Transition
An Unobtrusive Debugging Methodology for Actel AX and RTAX-S FPGAs
Software Quality Assurance Software Quality Factor
Commissioning the SIS3316 Digitizer
Handling of Print Files
Installation Plan Checklist
IT Training.
Building A Web-based University Archive
TECHjOSH.COM TechJosh.com.
IBIS Case Studies: Comparison of Simulations
IBIS Specification Roadmap
© NTT Communications 2018 All Rights Reserved
Revision exercise #2 Goal: submit an improved version of your lab 6 (MIMT) report Take your report to the University Writing Center for feedback in paper.
BIO1130 Lab 2 Scientific literature
DUT vs DIA Device Under Test vs Device In Action
New IBIS Cookbook 1.0 Introduction 2.0 Pre-Modeling Steps
SFTP file transfers for Imports and Exports.
Mail setting procedure
FormTrap Version 8 Text Input to XML Data.
Integration Techniques: Tables
Ground Recommendations Review of Recent Discussion
IBIS 6.2 Editorial Resolutions
Presentation transcript:

A Tour of the IBIS Quality Specification DesignCon East IBIS Summit April 5, 2004 Robert Haller Signal Integrity Software, Inc. 6 Clock Tower Place – Suite 250 Maynard MA X 15

IQ Specification and Example IQ_Specification.txt IQ_Example.ibs

IBIS Quality Specification Levels Level 0 requirements –Level 0 requirements can be checked by ibischk3 version or later software –Ibischk3 is highly recommended, to avoid performing level 0 checks manually Level 1 requirements –Level 1 includes all items in level 0 –Plus checks for correctness and completeness, and basic simulation tests Level 2 requirements –Level 2 includes all items in levels 1 & 0, plus correlation: –Spice Correlation –Bench Correlation –IBIS Accuracy Handbook figure of merit (FOM)

IQ Specification Index 1.0 IBIS Quality Summary 1.1 IBIS Quality level definitions 1.2 IBIS Quality summary as comments in file 2.0 General Header Section Requirements 3.0 Component Section 3.1 Component Package Requirements 3.2 Component Pin Requirements 3.3 Component Diff Pin Requirements 3.4 Component Model Selector Requirements 4.0 Model Section 4.1 Model General Requirements 4.2 Model Waveform Processing Requirements 4.3 Model I-V Table Requirements 4.4 Model V-T Table Requirements 4.5 Model Ramp Data Requirements 5.0 Possible Errors that should be checked 6.0 Correlation 6.1 SPICE correlation 6.2 Lab correlation 7.0 Model Limitations

IQ Document Example [File Name] iq_example.ibs [File Rev] 1.0 [Date] 3/30/2004 [Source] Developed by: Signal Integrity Software, Inc. [Notes] Revision History Rev /30/04 Release as iq_example. RJH |############################################################### |IQ IBIS Quality Notes |IQ SUMMARY Overall Quality of component and models Level 2 | |IQ Level errors 12 warnings |IQ Level 1 - All checks done for completeness and correctness |IQ Level 2 - HSPICE Coorelation ( ) completed FOM =99% | |IQ Buffer SSTLDATIO: Quality level 2 |IQ Buffer SSTLADDIO: Quality level 2 | |IQ Level 0 | All I/O Models: When running through ibischk3, this file | contains 12 warnings about pullup and pulldown being non-monotonic. | This is due to an IBIS Parser Bug, BUG71. Example warnings; | WARNING (line 209) - Pulldown Maximum data is non-monotonic | WARNING (line 210) - Pulldown Typical data is non-monotonic | IBISHCK 4.0 produces 0 errors and 0 warnings |IQ Level 1 |(insert grep) |IQ Level 2 |(insert trailer)

IQ Checklist Example

Summary IBIS Quality Specification – IQ Levels IQ Index IQ Example

Additional Resources Mailing list – Web site – Come visit IBIS booth Come to our SI and Timing paper –Wed 2pm (6-WP1) Come to PASS/FAIL Panel –Wed 4 pm Thank you Questions