25/9/2006Dmitri Tsybychev Stony Brook1 Vertex 2006 Perugia, Italy September 24-29, 2006 DØ Silicon Detector and Experience at Tevatron D. Tsybychev (Stony.

Slides:



Advertisements
Similar presentations
H1 SILICON DETECTORS PRESENT STATUS By Wolfgang Lange, DESY Zeuthen.
Advertisements

ATLAS SCT Endcap Detector Modules Lutz Feld University of Freiburg for the ATLAS SCT Collaboration Vertex m.
Layer 0 Grounding Requirement in terms of noise performance Grounding/Shielding studies with L0 prototype Summary Kazu Hanagaki / Fermilab.
Grounding and Testing L0 (L1) --- noise studies --- Kazu Hanagaki, Sara Lager, Gustavo Otero Introduction of noise issue What is going on the other side.
Workshop on Silicon Detector Systems, April at GSI Darmstadt 1 STAR silicon tracking detectors SVT and SSD.
ISL David Stuart, UC Santa Barbara May 11, 2006 David Stuart, UC Santa Barbara May 11, 2006.
PHENIX Vertex Tracker Atsushi Taketani for PHENIX collaboration RIKEN Nishina Center RIKEN Brookhaven Research Center 1.Over view of Vertex detector 2.Physics.
For high fluence, good S/N ratio thanks to: Single strip leakage current I leak  95nA at T  -5C Interstrip capacitance  3pF SVX4 chip 10 modules fully.
The first testing of the CERC and PCB Version II with cosmic rays Catherine Fry Imperial College London CALICE Meeting, CERN 28 th – 29 th June 2004 Prototype.
November Vertex 2002 Kazu Hanagaki1 Layer 0 in D0 Silicon Tracker for run2b Kazu Hanagaki / Fermilab for D0 run2b Silicon Tracker group Motivation.
Silicon Tracking for Forward Electron Identification at CDF David Stuart, UC Santa Barbara Oct 30, 2002 David Stuart, UC Santa Barbara Oct 30, 2002.
ATLAS SCT module performance: beam test results José E. García.
Module Production for The ATLAS Silicon Tracker (SCT) The SCT requirements: Hermetic lightweight tracker. 4 space-points detection up to pseudo rapidity.
The LHCb Inner Tracker LHCb: is a single-arm forward spectrometer dedicated to B-physics acceptance: (250)mrad: The Outer Tracker: covers the large.
Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.
SSD Operations Manual March 2014 SSD: 4 th layer of vertex detector Heavy Flavor Tracker Silicon Strip Detector – Operations Manual PXL Inserted from this.
SVX4 chip 4 SVX4 chips hybrid 4 chips hybridSilicon sensors Front side Back side Hybrid data with calibration charge injection for some channels IEEE Nuclear.
EPS 2003, July 19, 2003David Buchholz, Northwestern University Performance of the D0 Experiment in Run II Detector Commissioning and Performance Accelerator,
BEACH Conference 2006 Leah Welty Indiana University BEACH /7/06.
Ageing … Eric Kajfasz (CPPMarseille) D0 Workshop, Beaune, June 17, 2003 DØSMT.
Silicon Inner Layer Sensor PRR, 8 August G. Ginther Update on the D0 Run IIb Silicon Upgrade for the Inner Layer Sensor PRR 8 August 03 George Ginther.
Online Calibration of the D0 Vertex Detector Initialization Procedure and Database Usage Harald Fox D0 Experiment Northwestern University.
Leo Greiner TC_Int1 Sensor and Readout Status of the PIXEL Detector.
Mapping for Silicon Run IIb L. Bagby, A. Nomerotski, E. von Toerne December 2002
Installation and operation of the LHCb Silicon Tracker detector Daniel Esperante (Universidade de Santiago de Compostela) on behalf of the Silicon Tracker.
10-25 years of DØ FranceE. Kajfasz1 -France RunII RunIITracking Hard/Soft-ware with.
Ronald Lipton PMG June Layer 0 Status 48 modules, 96 SVX4 readout chips 6-fold symmetry 8 module types different in sensor and analog cable length.
The ALICE Forward Multiplicity Detector Kristján Gulbrandsen Niels Bohr Institute for the ALICE Collaboration.
R. Lipton, Director’s Installation Review Oct 25, 2005 Layer 0 Preparations Layer 0 assembly was completed Aug 1 The overall quality of the detector is.
Operation of the CMS Tracker at the Large Hadron Collider
1 Behaviour of the Silicon Strip Detector modules for the Alice experiment: simulation and test with minimum ionizing particles Federica Benedosso Utrecht,
Swadhin Taneja Stony Brook University On behalf of Vertex detector team at PHENIX Collaboration 112/2/2015S. Taneja -- DNP Conference, Santa Fe Nov 1-6.
Shashlyk FE-DAQ requirements Pavel Semenov IHEP, Protvino on behalf of the IHEP PANDA group PANDA FE-DAQ workshop, Bodenmais April 2009.
L0 Technical Readiness Review-Electronics Installation Linda Bagby L0 Electronics Installation  System Electronics Overview u Low Voltage s Filter.
Tevatron II: the world’s highest energy collider What’s new?  Data will be collected from 5 to 15 fb -1 at  s=1.96 TeV  Instantaneous luminosity will.
Vertex ‘99, 6/21-25/1999 p. 1 CDF Run II SiliconAlan Sill, Texas Tech University CDF Run II Silicon Tracking Projects 8th INTERNATIONAL WORKSHOP ON VERTEX.
D0 Status: 01/14-01/28 u Integrated luminosity s delivered luminosity –week of 01/ pb-1 –week of 01/ pb-1 –luminosity to tape: 40% s major.
All Experimenters MeetingDmitri Denisov Week of July 7 to July 15 Summary  Delivered luminosity and operating efficiency u Delivered: 1.4pb -1 u Recorded:
26 June 2006Imaging2006, Stockholm, Niels Tuning 1/18 Tracking with the LHCb Spectrometer Detector Performance and Track Reconstruction Niels Tuning (Outer.
A.Nomerotski,2/3/ Layer0 Status Andrei Nomerotski 2/3/2005 Outline  Introduction  Module Production  Assembly of Layer0  Electronics  System.
Director’s Review of RunIIb Dzero Upgrade Installation Linda Bagby L0 Electronics Installation  System Electronics Overview u Low Voltage u High.
- Performance Studies & Production of the LHCb Silicon Tracker Stefan Koestner (University Zurich) on behalf of the Silicon Tracker Collaboration IT -
1 The ATLAS SemiConductor Tracker commissioning at SR1 APS and JPS joint conference October 30, 2006 Ryuichi Takashima ( Kyoto Univ. of Education ) For.
Jonathan BouchetBerkeley School on Collective Dynamics 1 Performance of the Silicon Strip Detector of the STAR Experiment Jonathan Bouchet Subatech STAR.
D. M. Lee, LANL 1 07/10/07 Forward Vertex Detector Overview Technical Design Overview Design status.
The DØ Silicon Microstrip Tracker (SMT) Breese Quinn, FNAL Vertex2001 September 24, 2001 (presented by Frank Lehner, Universitaet Zuerich) Design Production.
STAR Collaboration Meeting, BNL – march 2003 Alexandre A. P. Suaide Wayne State University Slide 1 EMC Update Update on EMC –Hardware installed and current.
Abstract Beam Test of a Large-area GEM Detector Prototype for the Upgrade of the CMS Muon Endcap System V. Bhopatkar, M. Hohlmann, M. Phipps, J. Twigger,
DØ Silicon Microstrip Tracker for runIIa Eric Kajfasz (CPPMarseille) Vertex Hawaii, November 4, 2002 Design Production Assembly Readout Installation.
CHIPP meeting Appenberg, 24 Aug 2009 Preparation for LHC beam, Jeroen van Tilburg 1/15 Jeroen van Tilburg (Universität Zürich) LHCb: Preparation for LHC.
Beam Test of a Large-Area GEM Detector Prototype for the Upgrade of the CMS Muon Endcap System Vallary Bhopatkar M. Hohlmann, M. Phipps, J. Twigger, A.
FIRST RESULTS OF THE SILICON STRIP DETECTOR at STAR Jörg Reinnarth, Jonathan Bouchet, Lilian Martin, Jerome Baudot and the SSD teams in Nantes and Strasbourg.
D0 PMG February 15, 2001 PMG Agenda February 15, 2001  Overview (Weerts) u Detector status u Reportable milestones u Summary  Operations Organization.
R. Lipton Vertex ‘98 Santorini, Greece The D0 Silicon Microstrip Tracker (D0SMT) Outline  Design  Detector Studies Coupling capacitors Radiation Damage.
DØ Beauty Physics in Run II Rick Jesik Imperial College BEACH 2002 V International Conference on Hyperons, Charm and Beauty Hadrons Vancouver, BC, June.
All Experimenters MeetingDmitri Denisov Week of July 22 to July 29 D0 Summary  Delivered luminosity and operating efficiency u Delivered: 3.1pb -1 u Live:
Dzero Collaboration Meeting, Sept. 14, M. DemarteauEric Flattum - Fermilab 1 Slide 1 Alice Bean Fermilab/University of Kansas for the D0 Run2b silicon.
A New Inner-Layer Silicon Micro- Strip Detector for D0 Alice Bean for the D0 Collaboration University of Kansas CIPANP Puerto Rico.
Upgrade with Silicon Vertex Tracker Rachid Nouicer Brookhaven National Laboratory (BNL) For the PHENIX Collaboration Stripixel VTX Review October 1, 2008.
Operation & Performance of the ATLAS SemiConductor Tracker Dr. Petra Haefner Max-Planck-Institut für Physik.
0 Characterization studies of the detector modules for the CBM Silicon Tracking System J.Heuser 1, V.Kyva 2, H.Malygina 2,3, I.Panasenko 2 V.Pugatch 2,
Noise & Grounding Andrei Nomerotski (U.Oxford) 17 July 2007.
Status of the CDF II silicon tracking system
IOP HEPP Conference Upgrading the CMS Tracker for SLHC Mark Pesaresi Imperial College, London.
Silicon Pixel Detector for the PHENIX experiment at the BNL RHIC
LHCb Velo: commissioning, performance and High flux tests.
5% The CMS all silicon tracker simulation
The CMS Tracking Readout and Front End Driver Testing
Setup for testing LHCb Inner Tracker Modules
The LHCb Front-end Electronics System Status and Future Development
Presentation transcript:

25/9/2006Dmitri Tsybychev Stony Brook1 Vertex 2006 Perugia, Italy September 24-29, 2006 DØ Silicon Detector and Experience at Tevatron D. Tsybychev (Stony Brook) On behalf of DØ collaboration

25/9/2006 Dmitri Tsybychev Stony Brook 2 Outline: Overview of Tevatron and DØ experiment Layer 0 concept Layer 0 commissioning and preliminary performance SMT status Summary and outlook

25/9/2006 Dmitri Tsybychev Stony Brook 3 The Tevatron Proton-Antiproton collider √s = 1.96 GeV Ultimate peak luminosity 3x10 32 cm -2 s -1 Expecting to accumulate 8 fb -1 by 2009 Good data taking efficiency ~ 85%

25/9/2006 Dmitri Tsybychev Stony Brook 4 DØ Detector Central Scintillator Forward Mini- drift chamb’s Forward Scint Shielding Tracking: Solenoid(2T), Silicon, Fiber Tracker Calorimeter Central PDTs

5 SMT Design cm 6 barrels 12 F-disks 4 H-disks 4 super-layers in barrel L1in, L3in: DSDM, 90 o stereo L1out, L3out: single sided L2, L4: DS, 2 o stereo

6 DØ Layer 0 Mitigates tracking losses due to radiation damage to Layer 1 of SMT detector Improve IP resolution, especially for low p T tracks Less material at first silicon hit 1 st Tracking hit closer to IP Layer-0 Physics Gains Proper Time Resolution   = 105 fs (SMT)  75 fs (layer-0, no layer-1) b-Tagging efficiency gain ~15%

25/9/2006 Dmitri Tsybychev Stony Brook 7 Where does L0 go? Very tight space constraint outer radius ~23mm inner radius ~15mm

25/9/2006 Dmitri Tsybychev Stony Brook 8 Layer 0 installed inside SMT in April 2006

25/9/2006 Dmitri Tsybychev Stony Brook 9 Layer 0 detector The detector consists of: 48 modules mounted on carbon fiber support structure 6  -segments, 8 z-segments Four sensor types provide 98.4% of acceptance Sensors 12 and 7 cm lengths 71 and 81 micron pitch with intermediate strips Signals transferred to readout chips using low mass analog cables

25/9/2006 Dmitri Tsybychev Stony Brook 10

11 Layer 0 Module hybrid analog cable sensor Double-deck analog cable between sensor and hybrid 91  m pitch, shifted by half pitch 17, 24, 32, 34 cm long SVX4 readout chip SVX4 pitch adapter

12 Silicon Readout Data Flow Platform SEQSEQ SEQSEQ SEQSEQ SEQSEQ SEQSEQ SEQSEQ MCH2 3/6/8/9 Chip HDI Sensor 8’ Low Mass Cable ~19’-30’ High Mass Cable (3M/80 conductor) Optical Link 1Gb/s VRBCVRBC VBDVBD VRBVRB Pwr PC SDAQ VME HV / LV 1553 Monitoring 25’ High Mass Cable (3M/50 conductor) CLKs Serial Command Link PDAQ (L3) MCH3 Pwr PC Cathedral Horse Shoe Adapter Card KSU Interface Board SEQ Controller

25/9/2006 Dmitri Tsybychev Stony Brook 13 SMT and Layer 0 Electronics infrastructure DAQ must accommodate both SVX2 and SVX4 Isolated power for SVX4 SVX4 readout chain after IB (new for Layer 0)  digital jumper cable  junction card: impedance matching  twisted pair cable  adapter card SVX4 voltage regulation differential (SVX4)  single ended (existing system) Ground isolation Layer 0 HV Upgraded Sequencer and Sequencer Controller firmware to accommodate coexistence of SVX2 and SVX4

25/9/2006 Dmitri Tsybychev Stony Brook 14 Junction cards Digital Cables LV/HV cables Clocks Twisted pair cables

25/9/2006 Dmitri Tsybychev Stony Brook 15 The Big Challenge – Noise The most difficult challenge (in terms of electronics) for detectors of this type is to reduce noise Analog cable works as a “good” antenna Noise Sources Ground Loops  Continuous carbon fiber structure  Electronics at both ends Power Supplies Noise Other Noise conducted into the detector  Capacitive coupling is very important poorly grounded DØ prototype module total noise diff. noise

25/9/2006 Dmitri Tsybychev Stony Brook 16 Noise elimination – Layer 0 implementation Electronically create an isolated ground on the detector Dedicated adapter card  Use ground isolated power regulators near the detector  All signals sent differentially across the barrier CLC filter before regulators, for SVX4 power Isolated high voltage ground with 10K resistor Isolated ground needs reference to the outside world This is provided by the high voltage ground resistor Mesh spacer to minimize capacitance between analog cables analog cable pitch adapter mesh spacer wrap-around bumpers

17 Other Tricks Carbon fiber cocured with flex circuit with copper trace to achieve better contact Ground pads at backplane of hybrid Wrap-around to connect sensor GND to support (as well as bias voltage to backplane) ground for hybrid wrap-around for ground and bias

25/9/2006 Dmitri Tsybychev Stony Brook 18  pedestal  total noise  10  diff. noise  10 Test stand Without filters With filters Installed in DØ

25/9/2006 Dmitri Tsybychev Stony Brook 19 Noise Performance Outstanding noise performance Typical noise with bias ~1.7 ADC S/N ~ 18 Pedestal peak-to-peak difference 4-5 ADC counts – acceptable Important for online readout occupancy i.e. deadtime. Typical chip threshold 3 *  (~6 counts) above pedestal  pedestal  total noise  10  diff. noise  10

25/9/2006 Dmitri Tsybychev Stony Brook 20 Performance - Charge Distributions More one strip Clusters than MC Better simulation of charge

25/9/2006 Dmitri Tsybychev Stony Brook 21 Hit Finding Efficiency Efficiency somewhat lower in data

25/9/2006 Dmitri Tsybychev Stony Brook 22 CDF Layer-00 (L00) Single sided layer of Silicon Radiation hard 50 micron readout strip pitch Low Mass: 0.6%-1.0% X 0 Mounted directly on Be beam-pipe 6 narrow (r=1.35 cm) and 6 wide (r=1.62 cm) φ segments 12 sensors along z (94 cm) 2.3cm 4.2cm Be Beam-pipe Sensors SVXII Inner bore Cooling channels 300  m installation clearance 72 Ladders / 108 chips

25/9/2006 Dmitri Tsybychev Stony Brook 23 CDF L00 cable1cable2 Signal Cables Narrow Sensors Wide Sensors Hybrids Large coherent noise: Continuous pattern across all strips on a sensor Induced by silicon readout Different event by event Coupling between cables Not usable for trigger

25/9/2006 Dmitri Tsybychev Stony Brook 24 CDF L00 Read all the channels Do pedestal subtraction offline Pedestal fit Event by event fit to find the pedestal distribution Ignoring sharp peaks: real clusters Effectively finds clusters Makes a huge difference in B physics  without L00  with L00

25/9/2006 Dmitri Tsybychev Stony Brook 25 L0 Alignment Pull of the hit residiuals Residual = expected hit position – actual position Default geometry based on the survey data from detector assembly

26 Impact parameter resolution with L0 Impact parameter resolution with Layer 0 30 % improvement  Better for low Pt tracks Magnet off data with cosmic muons

27 Currents Layer 0 currents have been rising slowly since turn-on Initial currents were tiny < 100 nA/detector Expected current rise due to radiation ~1.8  A Jumps between stores in some detectors. These types of detectors are known to be sensitive to surface charge and operation in low humidity. Essentially identical to LHC sensors

25/9/2006 Dmitri Tsybychev Stony Brook 28 SMT Status Enabled ~50 HDI (125 were disabled) Some previous problems reoccur Typical failure modes: No download, chip failures, DVDD trips, no readout, high leakage current Reasons not fully understood Detector is not accessible Part of readout chain in collision hall Connections Cables SVX2 Ageing? Repair work during shutdown 1 Jan, 2006

25/9/2006 Dmitri Tsybychev Stony Brook 29 F-disk Noise “Grassy” noise “Grassy” noise appeared after a several months of operation Only p-side of fraction of the Micron sensor Looks like micro-discharge Charge-up effect observed Micron sensors Eurysis sensors Beam on Beam off

25/9/2006 Dmitri Tsybychev Stony Brook 30 Before Shutdown After Shutdown Comparison

25/9/2006 Dmitri Tsybychev Stony Brook 31 SMT Performance p-side pulse-height (ADC) for a MIP S/N(total) ratio p 9n 6p 6n 3 Heavy flavor tagging Vertex resolution  (cm) 0.01

25/9/2006 Dmitri Tsybychev Stony Brook 32 Summary and Outlook New Layer 0 for DØ silicon detector Installed in April 2006 and fully operational Error free readout Exceptional noise performance Very few bad channels Already see improvement in tracking of charged particles at DØ Pursuing broad physics program