1 Thus far what we only dealt with a pure combination circuit That means output was simply dependent on the current input However, output may depend on.

Slides:



Advertisements
Similar presentations
1 The 2-to-4 decoder is a block which decodes the 2-bit binary inputs and produces four output All but one outputs are zero One output corresponding to.
Advertisements

Digital Circuits. Review – Getting the truth table The first step in designing a digital circuit usually is to get the truth table. That is, for every.
10/2/0810/2/2008ECE 561 -ECE Lecture 51 State Machine Implementation 10/2/20081ECE Lecture 5.
General Sequential Design
Sequential Circuits Storage elements
State-machine structure (Mealy)
State Machine Design Procedure
1 Combinational Logic Design&Analysis. 2 Introduction We have learned all the prerequisite material: – Truth tables and Boolean expressions describe functions.
Analysis of Clocked Sequential Circuits
Counters. In class excercise How to implement a “counter”, which will count as 0,3,1,4,5,7,0,3,1,…… Q2Q1Q0D2D1D
State Machine Design.
Henry Hexmoor1 C hapter 4 Henry Hexmoor-- SIUC Rudimentary Logic functions: Value fixing Transferring Inverting.
ECE 331 – Digital System Design Introduction to and Analysis of Sequential Logic Circuits (Lecture #20) The slides included herein were taken from the.
ECE 331 – Digital System Design
1 Sequential logic networks I. Motivation & Examples  Output depends on current input and past history of inputs.  “State” embodies all the information.
Sequential Circuit Design. 2 State Optimization Equivalent States:  Two states are equivalent if, for each member of the set of inputs,  they give exactly.
Sequential Logic Design Process A sequential circuit that controls Boolean outputs and a specific time- ordered behavior is called a controller. StepDescription.
08/07/041 CSE-221 Digital Logic Design (DLD) Lecture-8:
Sequential Circuits and Finite State Machines Prof. Sin-Min Lee
Overview Sequential Circuit Design Specification Formulation
ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)
ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)
Lecture 13 Problems (Mano)
9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Design Creating a sequential circuit to address a.
Chapter 5 - Part Sequential Circuit Design Design Procedure  Specification  Formulation - Obtain a state diagram or state table  State Assignment.
Circuit, State Diagram, State Table
CSCE 211: Digital Logic Design Chin-Tser Huang University of South Carolina.
Chap 4. Sequential Circuits
Introduction to Sequential Circuit By : Pn Siti Nor Diana Ismail CHAPTER 5.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 5 – Sequential Circuits Part 2 – Sequential.
Introduction to Sequential Logic Design Finite State-Machine Design.
1 Lecture #12 EGR 277 – Digital Logic Synchronous Logic Circuits versus Combinational Logic Circuits A) Combinational Logic Circuits Recall that there.
1 Lecture 22 Sequential Circuits Analysis. 2 Combinational vs. Sequential  Combinational Logic Circuit  Output is a function only of the present inputs.
Exclusive OR Gate. Logically, the exclusive OR (XOR) operation can be seen as either of the following operations:exclusive OR (XOR) 1. A AND NOT B OR.
1 © 2014 B. Wilkinson Modification date: Dec Sequential Logic Circuits Previously, we described the basic building blocks of sequential circuits,
Introduction to State Machine
Counters. In class excercise How to implement a “counter”, which will count as 0,3,1,4,5,7,0,3,1,…… Q2Q1Q0D2D1D
9/15/09 - L24 Other FF TypesCopyright Joanne DeGroat, ECE, OSU1 Other FF Types.
DLD Lecture 26 Finite State Machine Design Procedure.
Digital Logic Design.
1 A counter counts Number of elements in counter determines how many different states we need For example, an eight-state counter can count eight steps.
1 ENGG 1203 Tutorial Combinational Logic (II) and Sequential Logic (I) 8 Feb Learning Objectives  Apply Karnaugh map for logic simplification  Design.
Analysis and Synthesis of Synchronous Sequential Circuits A “synchronizing” pulse/edge signal (clock) controls the operation of the memory portion of the.
1 State Reduction Goal: reduce the number of states while keeping the external input-output requirements unchanged. State reduction example: a: input 0.
ENG241 Digital Design Week #7 Sequential Circuits (Part B)
Multiplexors Decoders  Decoders are used for forming separate signals for different combination of input signals.  The multiplexer circuit is a digital.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
Synchronous Counter Design
Sequential Circuit: Design BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.
State Machine Design State Machine Design Digital Electronics
1 Lecture #14 EGR 277 – Digital Logic Self-starting counters Counters are considered to be self-starting if all unused counts eventually lead to the correct.
Lecture 1 Gunjeet kaur Dronacharya group of institutions.
Week #7 Sequential Circuits (Part B)
SEQUENTIAL CIRCUITS Sequential Circuits Sequential Circuits.
Sequential logic design principles
Analysis of Clocked Sequential Circuit
CS 352 Introduction to Logic Design
29th Oct Review Session 8.
Instructor: Alexander Stoytchev
Finite State Machines.
Gates Type AND denoted by X.Y OR denoted by X + Y NOR denoted by X + Y
DESIGN OF SEQUENTIAL CIRCUITS
Chapter5: Synchronous Sequential Logic – Part 4
Counters.
Functions and Tables.
Ladder Diagram Design: Huffman Method
ECE 352 Digital System Fundamentals
EGR 2131 Unit 12 Synchronous Sequential Circuits
Instructor: Alexander Stoytchev
Chapter5: Synchronous Sequential Logic – Part 3
Presentation transcript:

1 Thus far what we only dealt with a pure combination circuit That means output was simply dependent on the current input However, output may depend on the input sequence System state changes with input and a set of input applied in a different sequence produce different output Consider the following state transition For example, going from Ames to Chicago, one may pass through the following states while driving, but may fly back –One is in Ames –One is in Ceder Rapids –One is in DeKalb –One is in Chicago State machine S0S3 S2S1 Ames DeKalbCeder Rapids Chicago

2 States can be coded as binary combinations of variables Each state is represented by n=log N bits N is total number of states 2 bits will represent 4 state, 3 bits will represent eight, and so on For 4 states we use two bits X and Y A truth table will then give the next state Xn and Yn can be specified in terms Xo and Yo Truth tables to represent state transitions xn = xo’ yo + xo yo’ yn = xo’ yo’ + xo yo’ = yo’

3 In a state transition diagram, state may change with time A clock signal represents passage of time Each time a clock arrives, state changes to next state There is no other explicit input (or there is an implicit input) There may be an explicit input, say i Next state may depend on current state and the value of input Let us assume a binary input Thus i can be 0 or 1 The state changes are shown State Change, with clock and/or input S0S3 S2S1 Ames DeKalbCeder Rapids Chicago

4 States transition table will have two sets of inputs Current state variable and input variables Total number of row in table is 2 (n+m) –n is number of variables representing states –m is number of input variables Truth tables with input for state transitions xn=xo’ yo’ i+xo’ yo i’+xo’ yo i+xo yo’ i’ =xo’ i + xo’ yo + xo yo’ i’ yn=xo’ yo’ i’+xo’ yo i+xo yo’ i’+xo yo i = yo’ i’ + yo i

5 Identify how many different things we need to keep track of This is critical to know Otherwise the number of states (and their meaning) may get out of hand very quickly This is different than what is the output of interest (in each state we may have some outputs) For example, if we are to process a sequence of inputs Depending on interest, the number of states may be different –If we need to know how many 1’s are there, we need states corresponding to count –If we need to know if we have even or odd number of 1’s, we may need only two states Determining number of states

6 Start writing a state diagram –It has an initial state –It has other states to keep track of various activities Generate a state table Generate state table in binary –Needs state assignment, i.e., what state will have what code –State assignment is a complex process –For the time being assume straightforward combinations Derive canonical sum-of-products form equations –You can simplify the equations When the next state depend upon the inputs, the inputs are examined at the clock ticks Steps in designing a state machine