The ALICE Central Trigger Processor (CTP) Upgrade Marian Krivda 1) and Jan Pospíšil 2) On behalf of ALICE collaboration 1) University of Birmingham, Birmingham,

Slides:



Advertisements
Similar presentations
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 4 December 2008 Martin Postranecky Matt Warren, Matthew Wing.
Advertisements

XFEL C+C HARDWARE : REQUIREMENTS 1) To receive, process and store Timing Signals from TR ( Timing Receiver ) in same crate : - 5 MHz Bunch CLOCK - Bunch.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 22 October 2009 Martin Postranecky, Matt Warren, Matthew Wing.
Status of the CTP O.Villalobos Baillie University of Birmingham April 23rd 2009.
01/11/2002SNS Software Final Design Review1 V123S Event Link Encoder, Transmission System and PLL Receiver Thomas M. Kerner (BNL) SNS Global Controls.
Ancillary firmware for the NSW Trigger Processor Lorne Levinson, Weizmann Institute for the NSW Trigger Processor Working Group NSW Electronics Design.
E-link IP for FE ASICs VFAT3/GdSP ASIC design meeting 19/07/2011.
Ultrafast 16-channel ADC for NICA-MPD Forward Detectors A.V. Shchipunov Join Institute for Nuclear Research Dubna, Russia
ALICE Trigger System Features Overall layout Central Trigger Processor Local Trigger Unit Software Current status On behalf of ALICE collaboration:D. Evans,
Alice EMCAL Meeting, July 2nd EMCAL global trigger status: STU design progress Olivier BOURRION LPSC, Grenoble.
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.
Marián Krivda on behalf of the ALICE trigger group The University of Birmingham Triggering Discoveries in High Energy Physics 9-14 September 2013, Jammu,
28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky TIM OVERVIEW1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics.
Global Trigger H. Bergauer, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H. Sakulin, J. Strauss,
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
The GANDALF Multi-Channel Time-to-Digital Converter (TDC)  GANDALF module  TDC concepts  TDC implementation in the FPGA  measurements.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
11 CTP Training A.Jusko, M. Krivda and R.Lietava..
U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.
Marián Krivda on behalf of the ALICE Collaboration The University of Birmingham TWEPP-13 conference September 2013, Perugia, Italy.
CPT Week, April 2001Darin Acosta1 Status of the Next Generation CSC Track-Finder D.Acosta University of Florida.
Muon Electronics Upgrade Present architecture Remarks Present scenario Alternative scenario 1 The Muon Group.
Local Trigger Unit for NA62 Marián Krivda 1), Cristina Lazzeroni 1), Vlado Černý 2), Tomáš Blažek 2), Roman Lietava 1)2) 1) University of Birmingham, UK.
Rome 4 Sep 04. Status of the Readout Electronics for the HMPID ALICE Jose C. DA SILVA ALICE.
Federico Alessio Zbigniew Guzik Richard Jacobsson TFC Team: A Super-TFC for a Super-LHCb - Top-down approach -
Latest ideas in DAQ development for LHC B. Gorini - CERN 1.
12GeV Trigger Workshop Christopher Newport University 8 July 2009 R. Chris Cuevas Welcome! Workshop goals: 1.Review  Trigger requirements  Present hardware.
Status of TRD Pre-trigger System K. Oyama, T. Krawutschke, A. Rausch, J. Stachel, P. von Walter, R. Schicker and M. Stockmeier for the T0, V0, and TRD.
TTC for NA62 Marian Krivda 1), Cristina Lazzeroni 1), Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava, Slovakia 3/1/20101.
Links from experiments to DAQ systems Jorgen Christiansen PH-ESE 1.
A Super-TFC for a Super-LHCb (II) 1. S-TFC on xTCA – Mapping TFC on Marseille hardware 2. ECS+TFC relay in FE Interface 3. Protocol and commands for FE/BE.
XLV INTERNATIONAL WINTER MEETING ON NUCLEAR PHYSICS Tiago Pérez II Physikalisches Institut For the PANDA collaboration FPGA Compute node for the PANDA.
A. KlugeFeb 18, 2015 CRU form factor discussion & HLT FPGA processor part II A.Kluge, Feb 18,
Trigger Workshop: Greg Iles Feb Optical Global Trigger Interface Card Dual CMC card with Virtex 5 LX110T 16 bidirectional.
Pierre VANDE VYVRE ALICE Online upgrade October 03, 2012 Offline Meeting, CERN.
Firmware Overview and Status Erno DAVID Wigner Research Center for Physics (HU) 26 January, 2016.
Control for CTP and LTU boards in Run
ATLAS SCT/Pixel TIM FDR/PRR28 June 2004 TIM Requirements - John Lane1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics John.
Status of Integration of Busy Box and D-RORC Csaba Soós ALICE week 3 July 2007.
S.Anvar, V.Gautard, H.Le Provost, F.Louis, K.Menager, Y.Moudden, B.Vallage, E.Zonca, on behalf of the KM3NeT consortium 1 IRFU/SEDI-CEA Saclay F
CTP-FO-LTU hardware review
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.
DHH Status Igor Konorov TUM, Physics Department, E18 PXD DAQ workshop Münzenberg –June 9-10, 2011.
Sergio Vergara Limon, Guy Fest, September Electronics for High Energy Physics Experiments.
PC-based L0TP Status Report “on behalf of the Ferrara L0TP Group” Ilaria Neri University of Ferrara and INFN - Italy Ferrara, September 02, 2014.
Firmware and Software for the PPM DU S. Anvar, H. Le Provost, Y.Moudden, F. Louis, E.Zonca – CEA Saclay IRFU – Amsterdam/NIKHEF, 2011 March 30.
Trigger for MEG2: status and plans Donato Nicolo` Pisa (on behalf of the Trigger Group) Lepton Flavor Physics with Most Intense DC Muon Beam Fukuoka, 22.
29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.
M. Bellato INFN Padova and U. Marconi INFN Bologna
Use of FPGA for dataflow Filippo Costa ALICE O2 CERN
DAQ and TTC Integration For MicroTCA in CMS
Status and Performance of the ALICE Trigger Electronics
Electronics, Trigger and DAQ for SuperB
A New Clock Distribution/Topology Processor Module for KOTO (CDT)
ALICE Trigger Upgrade CTP and LTU PRR
L0 processor for NA62 Marian Krivda 1) , Cristina Lazzeroni 1) , Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava,
CRU Weekly Meeting Discussion on Trigger
ATLAS L1Calo Phase2 Upgrade
Fiber Installation for RUN 3&4
FIT Front End Electronics & Readout
ECAL OD Electronic Workshop 7-8/04/2005
Trigger system Marián Krivda (University of Birmingham)
M. Krivda for the ALICE trigger project, University of Birmingham, UK
The LHCb Front-end Electronics System Status and Future Development
TELL1 A common data acquisition board for LHCb
The Trigger Control System of the CMS Level-1 Trigger
Presentation transcript:

The ALICE Central Trigger Processor (CTP) Upgrade Marian Krivda 1) and Jan Pospíšil 2) On behalf of ALICE collaboration 1) University of Birmingham, Birmingham, United Kingdom 2) Nuclear Physics Institute ASCR, Řež, Czech Republic 29. September 2015, TWEPP 2015

Content CTP for LHC Run 2 ALICE experiment after LS1 Trigger challenges for Run 2 New LM0 board Main features of upgraded CTP Integration and commissioning CTP proposal for LHC Run 3 Requirements Design Proposal CTP emulator for Local Trigger Unit (LTU) Low Latency Interface 2 29/09/2015The ALICE Central Trigger Processor (CTP) Upgrade, TWEPP 2015

ALICE Experiment After LS1 CENTRAL TRACKER Silicon pixel, Silicon Drifts, Silicon Microstrips, TPC, TRD (fully completed), TOF FORWARD DETECTORS T0, V0, FMD, PMD SPECIAL DETECTORS ACORDE, PHOS, EMCAL, HMPID New: DCAL, CPV DIMUON TRACKER Absorber, Tracking chambers, Trigger chambers 29/09/2015The ALICE Central Trigger Processor (CTP) Upgrade, TWEPP

ALICE Trigger Challenges for LHC Run 2 Trigger – selects interesting physics events (based on different triggering detectors) Optimise for different running scenarios (p-p, p-Pb, Pb-Pb) with different interaction rates Optimise rates according to physics requirements (downscaling) Optimise use of detectors with widely different busy times Detector grouping – trigger clusters Different latency requirements (4 trigger levels) Protect detectors from Pile-Up – detector protection interval 4 29/09/2015The ALICE Central Trigger Processor (CTP) Upgrade, TWEPP 2015

Requirements for CTP for LHC Run 2 Add LM trigger level (before L0 trigger level) for TRD pre-trigger Increase number of classes from 50 to 100 Trigger input switch integrated into CTP New snapshot/generator memory (using 1+1 GB of DDR3 memory) All functions (special type of trigger inputs) from 8 inputs (only 4 inputs before) LM and L0 interactions (definition of basic trigger) from first 8 inputs Past-Future protection for LM and L0 levels (protects detectors from Pile-Up) Second link to DAQ for extended Interaction record 5 29/09/2015The ALICE Central Trigger Processor (CTP) Upgrade, TWEPP 2015

ALICE CTP for LHC Run 2 29/09/2015The ALICE Central Trigger Processor (CTP) Upgrade, TWEPP Changes with respect to LHC Run 1 New LM0 board with Kintex-7 FPGA 96 diff. IOs at front panel New octopus cable (blue) for CTP inputs New Detector Data Link (DDL2) to DAQ New FPGA designs for all CTP and LTU boards Installed new trigger cables from T0, V0, CPV and DCAL Repaired many old cables Timing on CTP backplane, CTP-LTU and LTU-TTCex connections re-checked after upgrade of all FPGA designs

LM0 Board 7 96 LVDS I/O Trigger inputs BUSY inputs LM output SFP+ link to DAQ SAMTEC FireFly cable 12 diff. links Outputs to FO board BC input (ECL) ORBIT input (ECL) 2 GB DDR3 memory Kintex-7 FPGA: 29/09/2015The ALICE Central Trigger Processor (CTP) Upgrade, TWEPP 2015 LM + L0 trigger levels LM + L0 interaction 100 classes Integrated trigger inputs switch Increased input for each trigger functions (from 4 to 8) VME interface

Integration and Commissioning for LHC Run 2 All detectors tested with 100 classes (logical combination of triggers) LM trigger tested with TRD detector New functions with 8 trigger inputs tested for CTP DDL2 link basic functionality (physical layer) tested with DAQ New improved downscaling successfully tested New Past-Future protection tested 8 29/09/2015The ALICE Central Trigger Processor (CTP) Upgrade, TWEPP 2015

CTP Proposal for LHC Run /09/2015The ALICE Central Trigger Processor (CTP) Upgrade, TWEPP 2015

Requirements for LHC Run 3 The main “interaction” trigger via the “FIT” detector Not selecting events, just announcing an interaction Not every bunch crossing has an interaction in ALICE No trigger levels, each detector selects which max. trigger latency it can accept 2 modes of running for detectors: triggered and continuous Triggers sent to all detectors which are not busy Each detector as separate cluster, but retain also clustering possibility No CTP Dead-time Interaction Rates: 50 kHz for Pb-Pb, and up to 200 kHz for p-p and p-Pb 29/09/2015The ALICE Central Trigger Processor (CTP) Upgrade, TWEPP

Requirements for LHC Run 3 (cont.) 3 types of trigger distribution Directly on detector (ITS detector) Via Common Readout Unit (CRU) Via detector specific readout system 2 types of link layer GBT (PON) for upgraded detectors TTC system for old detectors 12 detectors (7 with GBT system, 4 with TTC system, 1 with GBT+TTC system) 6 Triggering detectors (FIT, ACO, EMC, PHO, TOF, ZDC) Trigger latencies 775 ns (contributing detector: FIT)  wake-up signal for TRD electronics 1.5 µs (contributing detectors: FIT, ACO, EMC (only some inputs), PHO, TOF, ZDC (only some inputs)) 6.4 µs (contributing detectors: all) 29/09/2015The ALICE Central Trigger Processor (CTP) Upgrade, TWEPP

ALICE System Block Diagram for LHC Run 3 3 Types of Trigger Distribution 29/09/2015The ALICE Central Trigger Processor (CTP) Upgrade, TWEPP D – Detector CTP – Central trigger Processor FO – Fan-Out board LTU – Local Trigger Unit CRU – Common Read-out Units DSR – Detector Specific Read-out O 2 – Online + Offline Computing DCS – Detector Control System Data, configuration Trigger outputs & clock Trigger inputs Old (Run 2) detectors New (Run 3) detectors New (Run 3) ITS Busy/throttling CTPFO O 2 & DCS D2D2 CRU 2 D1D1 CRU 1 DSR 3 D3D3 LTU 1 LTU 2 LTU 3

Design Proposal for Trigger System 29/09/2015The ALICE Central Trigger Processor (CTP) Upgrade, TWEPP DAQ PC in UX25-CR4 (PCI40 board) control and monitor Busy/Throttling CTP board (6U VME format) GBT/TTC optical links Low Latency Interface Fan-out board ( 6U VME format ) LTU + TTCex boards (TTC drivers) TTC L0 trigger over copper cable LTU boards (GBT/PON drivers) ………………… Metallic connection

Trigger Protocol Detectors with fast links (GBT) Synchronous message with 188 bits. This message can be transmitted every BC, i.e. 40 MHz Detectors with TTC (old detectors can run with max. 100 kHz) One synchronous pulse in channel A Asynchronous message in channel B The size of channel B message is restricted by TTC bandwidth. We have 2 options: Short message which is 16 bit long and carries 8 bit of data (188 bits/trigger at 100kHz) Long message which is 42 bits long with 16 bit of data (148 bits/trigger at 100 kHz) 29/09/2015The ALICE Central Trigger Processor (CTP) Upgrade, TWEPP

LHC Clock Distribution 15 Clock distributed to each board as low jitter clock directly from LHCmi crate 2 clock domains (clock from CTP and clock from LHCmi) synchronized at LTU board with time constraints Common Readout Units (CRU) get clock via GBT/10G PON LHC machine Interface LTU 1 Fan-out LTU 12 CRU PLL Si5338 PLL Si5338 CTP Clock + data Splitter 1 CRU CRU 1 Splitter 12 CRU Optical fibre 29/09/2015The ALICE Central Trigger Processor (CTP) Upgrade, TWEPP 2015

Design Proposal of LTU Board LTU – Local Trigger Unit Global mode: interface between Detector and CTP Standalone mode: programmable FSM generator of CTP sequences with adjustable frequency/pseudorandom 6U VME board (only power taken from VME) 1 slot for Samtec FireFly cable with 12 diff. links (Low Latency Interface from CTP) PLL with fixed IN/OUT phase for 120/280 MHz clock (Silicon Labs 5338) 6 GBT (10G PON) links (trigger distribution) 1 GBT link to DAQ (control and monitoring) Compatibility with 10G PON 16 29/09/2015The ALICE Central Trigger Processor (CTP) Upgrade, TWEPP 2015

CTP Emulator on LTU Board 17 29/09/2015The ALICE Central Trigger Processor (CTP) Upgrade, TWEPP 2015

Low Latency Interface (minimization of trigger latency for CTP-FO-LTU connections) 18 29/09/2015The ALICE Central Trigger Processor (CTP) Upgrade, TWEPP 2015

Assignment, Constraints Propose communication interface for future CTP-FO-LTU connection Low latency of link (to minimize trigger latency) Xilinx Kintex-7 HR pins (maximal speed: 1250 Mbit/s) Samtec FireFly connector/cable (UEC5, UCC8) 12 differential pairs More bandwidth than in present system Requested bandwidth: MHz (11.2 Gbit/s) Base design clock: LHC (~40 MHz) Or integer multiplication Synchronous to LHC clock 19 29/09/2015The ALICE Central Trigger Processor (CTP) Upgrade, TWEPP 2015

FPGA Design Proposal (2 links) 20 Intermediate stage, 200 MHz, 66 bitsLink, 600 MHz, 11 bitsBase design, 40 MHz, 330 bits Clock Nets Data Nets TRANSMITTER RECEIVER Gear box PLL OSERDES ISERDES Gear box OSERDES Gear box ISERDES Frame alignment 29/09/2015The ALICE Central Trigger Processor (CTP) Upgrade, TWEPP 2015

Configurations at Maximal Rates Variant 1Variant 2 Bus 40 MHz 330 bits308 bits Intermediate Freq. (Frame Clock) 200 MHz280 MHz SERDES 6:1:64:1:4 Link frequency (Bit Clock) 600 MHz560 MHz One Link speed 1200 Mbit/s1120 Mbit/s Throughput (all 11 links) 13.2 Gbit/s12.32 Gbit/s Bandwidth Utilisation 96%90 % Latency Rx+Tx (first fragment) 45 ns39.29 ns Latency Rx+Tx (whole message) 70 ns64.29 ns 21 Mbit = 10 6 bit, Gbit = 10 9 bit 29/09/2015The ALICE Central Trigger Processor (CTP) Upgrade, TWEPP 2015

Test Setup Tested on maximal datasheet speed 1250 Mbit/s on one pin/link DDR, SERDES ratio 1:8 Frame clock MHz, bit clock 625 MHz PRBS test data Two identical LM0 boards FPGA Xilinx Kintex-7 (XC7K325T-2FFG900C) Inserted in VME crate, controlled by VME processor Samtec FireFly cable with ECUE connectors Various types and lengths 22 29/09/2015The ALICE Central Trigger Processor (CTP) Upgrade, TWEPP 2015

Error Rates 23 29/09/2015The ALICE Central Trigger Processor (CTP) Upgrade, TWEPP 2015

Low Latency Interface Summary Latency measured: TX Parallel data  RX parallel data Without medium (only transmitter + receiver) Our interface latency, Frame Clock = 280 MHz ns for the first fragment (25 ns 40/280 MHz conv., ns SER/DES) ns for the whole message (25 ns 40/280 MHz conv., ns SER/DES, 25 ns 280/40 MHz conv.) Good scalability (separate clock and data links) Comparison: Latency optimized GBT Xilinx Kintex-7, high-speed serial pins Latency 71.2 ns for the first fragment H. Chen, K. Chen, F. Lanni: “The testing of the GBT-FPGA on Xilinx FPGA”, /09/2015The ALICE Central Trigger Processor (CTP) Upgrade, TWEPP 2015

Summary CTP upgrade for LHC Run 2 is integrated and commissioned LM implemented and fully tested 100 classes implemented and fully tested New Past-Future implemented and fully tested DDL2 physical layer implemented and tested CTP upgrade for LHC Run 3 is ongoing Design proposal well advanced LTU requirements being collected Low Latency Interface between CTP-FO-LTU tested 25 29/09/2015The ALICE Central Trigger Processor (CTP) Upgrade, TWEPP 2015

Back-up Slides 26 29/09/2015The ALICE Central Trigger Processor (CTP) Upgrade, TWEPP 2015

Trigger Data Format Detectors with GBT or PON: Event ID (Orbit 32 bits + BCId 12 bits): 44 bits Input Mask: 48 bits Detector Mask: 72 bits (= 24 x 3 different trigger latencies) Event type: 24 bits (= 8 x 3 different trigger latencies) Message/Spare: 64 bits TOTAL: 252 bits/each BC Detectors with TTC: it seems that at 100 khz there is enough bandwidth to transmit all apart Message/Spare: Event ID (Orbit 32 bits + BCId 12 bits): 44 bits Input Mask: 48 bits Detector Mask: 24 bits Event type: 8 bits TOTAL: 124 bits/each BC 27 29/09/2015The ALICE Central Trigger Processor (CTP) Upgrade, TWEPP 2015

Main CTP Connections CTP board – FO board  custom protocol (12 diff. links, 1 link CLK (1200 Mbit/s) x 11 data bits, 330 bits each BC, ORBIT is one bit in data) FO board – old LTU+TTCex boards  modified protocol from LHC Run 1 (less data through TTC in order to increase trigger rates) Old LTU board – FEE  L0 cable (LVDS) + TTC system FO board – new LTU boards  custom protocol New LTU board – CRU  GBT (10G PON) (data protocol defined by ALICE) New LTU board – ITS  GBT CTP board + FO board + new LTU boards - DAQ  control and monitoring instead VME, bidirectional GBT protocol (data defined by ALICE) 28 29/09/2015The ALICE Central Trigger Processor (CTP) Upgrade, TWEPP 2015

Error Rates Frame clock [MHz] Bit clock [MHz] Throughput [Mbit/s] Error rate [1/s] BER [-] × × × × × × × × × × × × × × BER on measurement with 0 errors has been estimated with 95% confidence level. 29/09/2015The ALICE Central Trigger Processor (CTP) Upgrade, TWEPP 2015