9/28/089/26/2008ECE 561 - Lecture1 Lecture 3 – Common Elements 9/26/20081ECE 561 - Lecture.

Slides:

Advertisements

Similar presentations

Tutorial 2 Sequential Logic. Registers A register is basically a D Flip-Flop A D Flip Flop has 3 basic ports. D, Q, and Clock.

Advertisements

EE 5900 Advanced Algorithms for Robust VLSI CAD, Spring 2009 Sequential Circuits.

1 Lecture 14 Memory storage elements  Latches  Flip-flops State Diagrams.

ECE C03 Lecture 81 Lecture 8 Memory Elements and Clocking Hai Zhou ECE 303 Advanced Digital Design Spring 2002.

CHAPTER 3 Sequential Logic/ Circuits.  Concept of Sequential Logic  Latch and Flip-flops (FFs)  Shift Registers and Application  Counters (Types,

ECE 331 – Digital System Design Latches and Flip-Flops (Lecture #17) The slides included herein were taken from the materials accompanying Fundamentals.

Multiplexors Sequential Circuits and Finite State Machines Prof. Sin-Min Lee Department of Computer Science.

Sequential Circuits : Part I Read Sections 5-1, 5-2, 5-3.

Sequential Logic Computer Organization Ellen Walker Hiram College Figures from Computer Organization and Design 3ed, D.A. Patterson & J.L. Hennessey, Morgan.

Digital Logic Design Brief introduction to Sequential Circuits and Latches.

ECE 3130 – Digital Electronics and Design Lab 5 Latches and Flip-Flops Fall 2012 Allan Guan.

EKT 124 / 3 DIGITAL ELEKTRONIC 1

Chapter 10 Flip-Flops and Registers Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. William Kleitz.

CS 300 – Lecture 3 Intro to Computer Architecture / Assembly Language Sequential Circuits.

ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.

Overview Logic Combinational Logic Sequential Logic Storage Devices SR Flip-Flops D Flip Flops JK Flip Flops Registers Addressing Computer Memory.

Timing in Sequential circuits – Stabilization time of a latch Assume that: t hl,1 = t lh,1 = t hl,2 = t lh,2 = 1 time unit 1 2.

Basic Register A register is a sequential component that can store multiple bits.

CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.

EE 4271 VLSI Design, Fall 2010 Sequential Circuits.

A clocked synchronous state-machine changes state only when a triggering edge or “tick” occurs on the clock signal. ReturnNext  “State-machine”: is a.

ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)

ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)

ECE C03 Lecture 91 Lecture 9 Registers, Counters and Shifters Hai Zhou ECE 303 Advanced Digital Design Spring 2002.

3. Flip-flops ReturnNext 8.1 Sequential-Circuit Documentation Standards As a whole, basic documentation standards include signal naming, logic symbols,

Midterm Wednesday Chapter 1-3: Number /character representation and conversion Number arithmetic CMOS logic elements Combinational logic elements and design.

Sequential logic and systems

Chapter 3: Sequential Logic Circuit EKT 121 / 4 ELEKTRONIK DIGIT 1.

1 Sequential Circuits Registers and Counters. 2 Master Slave Flip Flops.

Flip Flops. Clock Signal Sequential logic circuits have memory Output is a function of input and present state Sequential circuits are synchronized by.

Lecture 10 Topics: Sequential circuits Basic concepts Clocks

L5 – Sequential Circuit Design

Introduction to Sequential Logic Design Flip-flops.

EE2174: Digital Logic and Lab Professor Shiyan Hu Department of Electrical and Computer Engineering Michigan Technological University CHAPTER 9 Sequential.

Flip-Flops and Registers

Unit 11 Latches and Flip-Flops Fundamentals of Logic Design By Roth and Kinney.

1 CSE370, Lecture 17 Lecture 17 u Logistics n Lab 7 this week n HW6 is due Friday n Office Hours íMine: Friday 10:00-11:00 as usual íSara: Thursday 2:30-3:20.

Sequential Logic Combinatorial components: the output values are computed only from their present input values. Sequential components: their output values.

Sequential Design Basics. Lecture 2 topics  A review of devices that hold state A review of Latches A review of Flip-Flops 8/22/2012 – ECE 3561 Lect.

Synchronous Sequential Circuits by Dr. Amin Danial Asham.

Computer Organization & Programming Chapter 5 Synchronous Components.

CE1110: Digital Logic Design Sequential Circuits.

Chapter 10 Flip-Flops and Registers 1. Objectives You should be able to: Explain the internal circuit operation of S-R and gated S-R flip-flops. Explain.

1 Lecture #11 EGR 277 – Digital Logic Ch. 5 - Synchronous Sequential Logic There are two primary classifications of logic circuits: 1.Combinational logic.

ECE C03 Lecture 81 Lecture 8 Memory Elements and Clocking Hai Zhou ECE 303 Advanced Digital Design Spring 2002.

Chapter 6 – Digital Electronics – Part 1 1.D (Data) Flip Flops 2.RS (Set-Reset) Flip Flops 3.T Flip Flops 4.JK Flip Flops 5.JKMS Flip Flops Information.

Synchronous Sequential Circuits by Dr. Amin Danial Asham.

Introduction to Sequential Logic Design Finite State-Machine Analysis.

Synchronous Sequential Circuits by Dr. Amin Danial Asham.

ECE 301 – Digital Electronics Brief introduction to Sequential Circuits and Latches (Lecture #14)

ECE 331 – Digital System Design Introduction to Sequential Circuits and Latches (Lecture #16)

DIGITAL LOGIC CIRCUITS 조수경 DIGITAL LOGIC CIRCUITS.

LATCHES AND FLIP-FLOPS

Introduction to Sequential Logic Design

Chapter 7 Designing Sequential Logic Circuits Rev 1.0: 05/11/03

FIGURE 5.1 Block diagram of sequential circuit

Digital Design Lecture 9

Dr. Clincy Professor of CS

Asynchronous Inputs of a Flip-Flop

Assistant Prof. Fareena Saqib Florida Institute of Technology

Introduction to Sequential Logic Design

Yee-Wing Hsieh Steve Jacobs

LECTURE 15 – DIGITAL ELECTRONICS

Lecture No. 24 Sequential Logic.

CSE 370 – Winter Sequential Logic-2 - 1

CSE 370 – Winter Sequential Logic-2 - 1

Flip Flops Unit-4.

Lecture 19 Logistics Last lecture Today

Presentation transcript:

9/28/089/26/2008ECE Lecture1 Lecture 3 – Common Elements 9/26/20081ECE Lecture

9/28/089/26/2008ECE Lecture2 Common Logic Elements Review Lecture 2 sequential elements Examine the data sheet for some of these elements When using element in a design you start with the documentation for the element 9/26/20082ECE Lecture

9/28/089/26/2008ECE Lecture3 Common Sequential Elements Basic Element – The Latch – A latch is a level sensitive component that stores and holds a value – What does level sensitive mean? Flip Flops are edge triggered elements – F/F can be constructed of a Master Slave arrangement of 2 latches – Master is level sensitive to new input – On edge master is locked and its value is transmitted to the slave 9/26/20083ECE Lecture

9/28/089/26/2008ECE Lecture4 Another Basic Elements Register – Registers are composed of latches or F/Fs – Several uses Register sets – driven from/drive busses Input register for functional units Output hold register for a functional unit Configuration register 9/26/20084ECE Lecture

9/28/089/26/2008ECE Lecture5 Edge Triggered F/F Edge triggered flip-flops can be – Master Slave – formed from 2 latches – Discrete design

9/28/089/26/2008ECE Lecture6 Sequential Components Multiple ICs Cascaded Elements (Registers, Counters) State Machines (FSM) Controllers Cooperating State Machines

9/28/089/26/2008ECE Lecture7 Data Books Data Books List Components and their parameters

9/28/089/26/2008ECE Lecture8 More Data Book Components

9/28/089/26/2008ECE Lecture9 D F/F Data Sheet

9/28/089/26/2008ECE Lecture10

9/28/089/26/2008ECE Lecture11

9/28/089/26/2008ECE Lecture12 The inputs and outputs specs

9/28/089/26/2008ECE Lecture13 The circuit Implementation

9/28/089/26/2008ECE Lecture14 Various type of implmentation Note this is A Master-Slave Implementation

9/28/089/26/2008ECE Lecture15 Timing And has its own Implementation And timing

9/28/089/26/2008ECE Lecture16 Voltage and Current Specs

9/28/089/26/2008ECE Lecture17 Higher level components

9/28/089/26/2008ECE Lecture18 Use of data

9/28/089/26/2008ECE Lecture19 Use of data You use the data to analyze circuit and then can answer questions on it as illustrated in the following

9/28/089/26/2008ECE Lecture20 Some Specifications

9/28/089/26/2008ECE Lecture21 Solution

9/28/089/26/2008ECE Lecture22 What are the states Develop the state table Pick a state to start with

9/28/089/26/2008ECE Lecture23 Self Starting Circuits Circuits that end up in a valid state regardless of the state the FSM starts in. Is this circuit self starting? Go to and look at material there on Finite State Machinewww.wikipedia.com