Package Substrate Jan. 2010. 2 Business Confidential Top Metallization 18.30 mm 18.30 mm Bottom Metallization Beryllium Oxide OR Alumina We should see.

Slides:



Advertisements
Similar presentations
FPC1011F Introduction of a new sensor package.
Advertisements

IPC Laminate Materials
By Dr. Julia Arnold
Ragan Technologies, Inc. Presents - Zero Shrink Technology - ZST™ Process for Embedding Fired Multi-Layer Capacitors in LTCC Packages.
Integrated Circuits (ICs)
100 Morse Street Norwood, MA Phone: (781) Fax: (781) URL: FOR IMMEDIATE RELEASE Ceramic.
Corporate Presentation Introduction OurPCB Tech Limited was found in 2005, it provides professional PCB&PCBA service for over than 1500 customers around.
EPFL, Design and first Prototype for a B eam P ipe D istance M onitoring Safety Switch.
Manufacturers Profile Prototype, small to medium, quick turn production in Taiwan High volume production in China available Certificates : ISO/TS
Multiple 3D layers in one Photoshop document. Photoshop document with one 3D layer A Photoshop document with one 3D layer.
Fig 10: I-V characteristics of Au/PDNC/Al/Au junction. This shows that the molecule has rectification towards the positive bias. Current (A) M I A M I.
ECE 404 PCB Design Presentation Jakia Afruz.  Printed Circuit Board  Electronic Board that connects circuit components  PCB populated with electronic.
Daniel Miller Joe Quesada Justine Lazo
Chapter 3Transmission Lines Why use high-voltage transmission lines? The best answer to that question is that high-voltage transmission lines transport.
By Ian Agopsowicz.  Get 20 inches of copper wire (1.0 mm thick)  Get one AA battery  Get 6 small magnets.
STATUS OF THE CRESCENT FLEX- TAPES FOR THE ATLAS PIXEL DISKS G. Sidiropoulos 1.
Giga-snaP Socket & Adaptor High Performance IC Sockets And Adaptors.
Flash and FOIL® Frame Wall Insulation. Module 1 Masonry Wall Insulation Hybrid Spray Foam and Reflective Insulation System – Fi-Foil® Company Introduces…
Reconfigurable Patch Antenna With Matching Network Presented by: Mike Bly, Josh Rohman Advisor: Dr. Prasad N. Shastry.
Layout Considerations of Non-Isolated Switching Mode Power Supply
Thermal and Layout considerations for Integrated FET chargers Charles Mauney October 2013.
Introduction to Basic Electrical Circuit Materials
© International Rectifier DirectFET  MOSFETs Double Current Density In High Current DC-DC Converters With Double Sided Cooling.
“PCB” -AMIT NIKAM -ASHI NAGARIYA.
Shenzhen CIT Electronics Material Co.,Ltd Section Ⅲ. Die cut and Kiss cut For film coating and film lamiation product, refer to Section Ⅰ and Ⅱ.
How to make a simple tempeh incubator. For all information regarding, how to make tempeh or purchasing of materials for tempeh/tofu making please visit.
Electronic Pack….. Chapter 5: Printed Wiring Boards Slide 1 Chapter 5: Printed Wiring Boards.
IPod analyses Paul, Ethan, Niels. Casing: Plastic cover Dual injection molding ▫White cover ▫Transparant layer on top of this Advantages ▫Lower part cost.
Fabrication Technology(1)
1 PreFPIX2 Inner board and test beam triggering Gabriele Chiodini Fermilab - Jan 07, 02.
ASENT_THERMAL.PPT ASENT Thermal Analysis Last revised: 8/17/2005.
Basic Electrical Circuit Materials Colts Neck High School Applied Technology.
Norhayati Soin 05 KEEE 4426 WEEK 12/1 3/13/2005 KEEE 4426 WEEK 12 CMOS FABRICATION PROCESS.
Push Button Wiring and Output Signal Active Options This presentation is partially animated. Only use the control panel at the bottom of screen to review.
DESIGN PROCESS: DANCE PAD AND LIGHTS Phoenix Graves & Tyler Hummel.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
ADVANCED HIGH DENSITY INTERCONNECT MATERIALS AND TECHNIQUES DIVYA CHALLA.
MIT Lincoln Laboratory kickoff-1 PWW 4/7/2000 Via Topology for 3-D Integration 7 April 2000 Peter W. Wyatt and Paul V. Davis
Chapter 4 Components for Electronic Systems
IPC-2222 Thermal Relief in Conductor Planes
ASE ASEK LGA Substrate Design Rev. :0 Date : 03/09/04” Prepared : Damon_Hung.
Raw Panels1 GLASS TRANSITION TEMPERATURE n At temperatures < T g u board is stronger u board is stiffer.
ENE 428 Microwave Engineering
Introduction to Silicon Processing Dr Vinod V. Thomas SMIEEE Ref: Section 2.2 ASICs : MJS Smith.
15th January 2014 WP4 Meeting Oxford1 EoS PCB Mike Dawson University of Oxford.
Processing & Converting of Plastic Polymers
Antennas By: Amy Haupt Senior. Introduction What is a microstrip antenna? What is a microstrip antenna? Design using Microwave Studio. Design using Microwave.
Minimum Price $100. Minimum Price $45 Minimum Price $40.
Electronics The Sixteenth and Seventh Lectures
Project Plan, Task Checklist, Estimates Project Prototyping
Global Variables in LabVIEW Tutorial by Harris Pharr.
Daniel Miller Joe Quesada Justine Lazo
PRESS RELEASE Mid-Voltage Power MOSFETs in PQFN Package Utilizing Copper Clip Technology DATA SHEETS HI-RES GRAPHIC The new power MOSFETs featuring IR’s.
Project Plan, Task Checklist, Estimates Project Prototyping
Carbon wire sensor based in semiconductor strain gauges
3DIC Consortium Meeting
Phase 2 Outer Tracker Module analysis
Chapter 4 Interconnect.
HPS Motherboard Electronic Design
Hot and Cold Can Experiment
Hybrid Mechanical/Thermal Design ideas
EVLA Correlator F2F Meeting Dec , 2007
सोलर पॅनेलचा उपयोग करुन रीचर्जेबल टॉर्च बनवणे.
Spatial Effects QUESTION: When can we neglect the temperature variation inside a solid? We can do that if the heat transfer via conduction inside the solid.
5 Gsps ADC Developement and Future Collaboration
Computer Numerical Control
Production and test of Si sensors for W-Si sandwich calorimeter
(2) Incorporation of IC Technology Example 18: Integration of Air-Gap-Capacitor Pressure Sensor and Digital readout (I) Structure It consists of a top.
Custom Switch and Value Added Capabilities
Chapter 4 Field-Effect Transistors
Presentation transcript:

Package Substrate Jan. 2010

2 Business Confidential Top Metallization mm mm Bottom Metallization Beryllium Oxide OR Alumina We should see the multiple vias on the back also, for the Option 1

3 Business Confidential Top Metallization mm mm Bottom Metallization Beryllium Oxide Now, with this design is possible to have less than 300 vias total and then the price in 50k quantity may be $11.00/ea. Please see my message Dec.17, 09

4 Business Confidential Option 1 - Ceramic Substrate with Vias 100 Signal Vias 6 mil Beryllium Oxide OR Alumina 13 mil 750 Ground Vias 6 mil In the case of ROGERS material, that has low thermal conductivity, it was necessary to have as many copper vias as possible; However, when switching to BeO substrate, so may vias are no longer necessary. Since we still need to connect back of the die to the ground plane, we accomplish this with a reduced number of vias. Please see next slide.

5 Business Confidential Option 1A - Ceramic Substrate with LESS Vias 100 Signal Vias 6 mil Beryllium Oxide ONLY, NOT Alumina 13 mil Fewer Ground Vias 6 mil In the case of ROGERS material, that has low thermal conductivity, it was necessary to have as many copper vias as possible; However, when switching to BeO substrate, so may vias are no longer necessary. Since we still need to connect back of the die to the ground plane, we accomplish this with a reduced number of vias. See next slide.

6 Business Confidential Option 2 - Ceramic Substrate with Conductive buttons 13 mil Copper Button 100 Signal Vias 6 mil

7 Business Confidential Sub. FRAME (Stiffener) Can you cut the Ceramic substrates out of a panel and put them on an adhesive plastic foil (same as sawed wafer) in a matrix of 2 x 5 or 2 x 10 ? Adhesive plastic foil (same as sawed wafer) Yes. It is a common practice for USM. We call this –FF, i.e. Film Frame.; HOWEVER, our standard is a 5inch or 6inch diameter or more, circular frame. Does it have to be rectangular frame? Please provide info about minimum spacing between Substrates.

8 Business Confidential General Info: Application: Communication device Ambient Temp: -45 to 85 °C Number of Layers2 General Requirements: RoHS Compliant Operating temperature 125 °C Flammability UL94 V-0