© 2000 Altera Corporation 1 ACEX™ Device Families Low-Cost, High-Performance Solutions for the Communications Marketplace.

Slides:



Advertisements
Similar presentations
Bus Specification Embedded Systems Design and Implementation Witawas Srisa-an.
Advertisements

6-April 06 by Nathan Chien. PCI System Block Diagram.
Reconfigurable Computing (EN2911X, Fall07) Lecture 04: Programmable Logic Technology (2/3) Prof. Sherief Reda Division of Engineering, Brown University.
Altera FLEX 10K technology in Real Time Application.
Spartan II Features  Plentiful logic and memory resources –15K to 200K system gates (up to 5,292 logic cells) –Up to 57 Kb block RAM storage  Flexible.
IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.
t Popularity of the Internet t Provides universal interconnection between individual groups that use different hardware suited for their needs t Based.
TDC 461 Basic Communications Systems Local Area Networks 29 May, 2001.
Programmable logic and FPGA
1 Chapter 13 Cores and Intellectual Property. 2 Overview FPGA intellectual property (IP) can be defined as a reusable design block (Hard, Firm or soft)
Reliable Data Storage using Reed Solomon Code Supervised by: Isaschar (Zigi) Walter Performed by: Ilan Rosenfeld, Moshe Karl Spring 2004 Midterm Presentation.
Review on Networking Technologies Linda Wu (CMPT )
Implementation of DSP Algorithm on SoC. Mid-Semester Presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompaning engineer : Emilia Burlak.
CPU Chips The logical pinout of a generic CPU. The arrows indicate input signals and output signals. The short diagonal lines indicate that multiple pins.
Kabuki 2800 “a real-time digital audio effects system for performance” team “Big Country” presents ECEN4610 Preliminary Design Review 14 September 2006.
Final Presentation Momentum Measurement Card Project supervised by: Mony Orbach Project performed by: Hadas Preminger, Uri Niv.
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
May 8, Peripheral Design Options For USB 2.0 Solutions Dave Thompson Manager of High Speed I/O Development Agere Systems,
Using Programmable Logic to Accelerate DSP Functions 1 Using Programmable Logic to Accelerate DSP Functions “An Overview“ Greg Goslin Digital Signal Processing.
© 2010 Altera Corporation—Public DSP Innovations in 28-nm FPGAs Danny Biran Senior VP of Marketing.
Hardware Overview Net+ARM – Well Suited for Embedded Ethernet
- 1 - A Powerful Dual-mode IP core for a/b Wireless LANs.
Xilinx at Work in Hot New Technologies ® Spartan-II 64- and 32-bit PCI Solutions Below ASSP Prices January
CoolRunner ™ -II Low Cost Solutions. Quick Start Training Introduction CoolRunner-II system level solution savings Discrete devices vs. CoolRunner-II.
© Copyright Xilinx 2004 All Rights Reserved 9 November, 2004 XUP Virtex-II Pro Development System.
HyperTransport™ Technology I/O Link Presentation by Mike Jonas.
Programmable Solutions in Video Capture/Editing. Overview  Xilinx - Industry Leader in FPGAs/CPLDs High-density, high-speed, programmable, low cost logic.
Technology Date 10/17/00, Page 1 Technology s PROFIBUS Technology Chips - Modules - Development Kits.
Altera Technical Solutions Seminar Schedule OpeningIntroduction FLEX ® 10KE Devices APEX ™ 20K & Quartus ™ Overview Design Integration EDA Integration.
October 10, USB 2.0 Peripheral Design Options Dave Podsiadlo Product Marketing Manager Cypress Semiconductor Single-Chip, Internal.
Multimedia & Communications ATMEL Bluetooth Background information on Bluetooth technology ATMEL implementation of Bluetooth spec.
Highest Performance Programmable DSP Solution September 17, 2015.
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
® Introducing the Xilinx Spartan Series High Performance, Low Cost FPGAs with on-chip SelectRAM Memory.
Section II Basic PLD Architecture. Section II Agenda  Basic PLD Architecture —XC9500 and XC4000 Hardware Architectures —Foundation and Alliance Series.
Spartan-II Memory Controller For QDR SRAMs Lobby Pitch February 2000 ®
® Programmable Solutions in ISDN Modems. ® Overview  Xilinx - Industry Leader in FPGAs/CPLDs —High-density, high-speed, programmable,
Altera Technical Solutions Seminar Schedule OpeningIntroduction FLEX ® 10KE Devices APEX ™ 20K & Quartus ™ Overview Design Integration EDA Integration.
May 17, USB Semiconductor IP How to Integrate USB into Your Design Eric Huang inSilicon Corporation.
Xilinx Programmable Logic Design Solutions Version 2.1i Designing the Industry’s First 2 Million Gate FPGA Drop-In 64 Bit / 66 MHz PCI Design.
J. Christiansen, CERN - EP/MIC
® SPARTAN Series High Volume System Solution. ® Spartan/XL Estimated design size (system gates) 30K 5K180K XC4000XL/A XC4000XV Virtex S05/XL.
® Programmable Solutions in Digital Modems. ® Overview  Xilinx - Industry Leader in FPGAs/CPLDs —High-density, high-speed, programmable,
® Spartan-II High Volume Solutions Overview. ® High Performance System Features Software and Cores Smallest Die Size Lowest Possible Cost.
BUS IN MICROPROCESSOR. Topics to discuss Bus Interface ISA VESA local PCI Plug and Play.
1 Abstract & Main Goal המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory The focus of this project was the creation of an analyzing device.
PCI Target Interface Discussion: Using PCI-104
BR 1/991 Issues in FPGA Technologies Complexity of Logic Element –How many inputs/outputs for the logic element? –Does the basic logic element contain.
HardWireTM FpgASIC The Superior ASIC Solution
Single and 32 Channel HDLC Controllers File Number Here ® LogiCORE Products.
Lecture 12: Reconfigurable Systems II October 20, 2004 ECE 697F Reconfigurable Computing Lecture 12 Reconfigurable Systems II: Exploring Programmable Systems.
“Supporting the Total Product Life Cycle”
Embedded Network Interface (ENI). What is ENI? Embedded Network Interface Originally called DPO (Digital Product Option) card Printer without network.
® /1 The E is the Edge. ® /2 Density Leadership Virtex XCV1000 Density (system gates) 10M Gates In 2002 Virtex-E.
Tools - LogiBLOX - Chapter 5 slide 1 FPGA Tools Course The LogiBLOX GUI and the Core Generator LogiBLOX L BX.
HDLC Controller Solutions with Spartan-II FPGAs for $4 February 2000 File Number Here ®
CORE Generator System V3.1i
DDRIII BASED GENERAL PURPOSE FIFO ON VIRTEX-6 FPGA ML605 BOARD PART B PRESENTATION STUDENTS: OLEG KORENEV EUGENE REZNIK SUPERVISOR: ROLF HILGENDORF 1 Semester:
VME64x Digital Acquisition Board (TRIUMF-DAB) Designed to handle 2 channels of 12-bit 40MHz Data Will be used for both the LTI & LHC beam position system.
Redefining the FPGA. SSTL3 1x CLK 2x CLK LVTTL LVCMOS GTL+ Virtex as a System Component 2x CLK SDRAM Backplane Logic Translators Custom Logic Clock Mgmt.
Altera Technical Solutions Seminar Schedule OpeningIntroduction FLEX ® 10KE Devices APEX ™ 20K & Quartus ™ Overview Design Integration EDA Integration.
FPGA Technology Overview Carl Lebsack * Some slides are from the “Programmable Logic” lecture slides by Dr. Morris Chang.
© 2008 Altera Corporation—Public 40-nm Stratix IV FPGAs Innovation Without Compromise.
VersaClock® 5 Family Programmable Clock Generator With Integrated Crystal 5P49V5933 5P49V5935 May, 2015 Baljit Chandhoke Product Line Manager
Introduction.
Spartan-II + Soft IP = Programmable ASSP
The performance requirements for DSP applications continue to grow and the traditional solutions do not adequately address this new challenge Paradigm.
ADSP 21065L.
Programmable logic and FPGA
Presentation transcript:

© 2000 Altera Corporation 1 ACEX™ Device Families Low-Cost, High-Performance Solutions for the Communications Marketplace

© 2000 Altera Corporation 2 Agenda ACEX Overview ACEX Applications ACEX 1K Family ACEX 2K Family The ACEX Advantage

© 2000 Altera Corporation 3 ACEX Overview Communications Marketplace –Low-Cost, High-Performance Applications Need Programmable Solution for High-Volume Use –ACEX is a Broad-Based Programmable Solution Architectures Voltages Feature Sets

© 2000 Altera Corporation 4 ACEX Applications Communications Marketplace –High-Volume Use in Price-Sensitive Applications Cable & xDSL Modems Low-Cost Switches & Routers Remote Access Concentrators –High Compounded Annual Growth Rate (CAGR) Opportunities in Marketplace

© 2000 Altera Corporation 5 ACEX Applications xDSL Modems Cable Modems Access Routers Low Cost Ethernet LAN Switches Remote Access Concentrators

© 2000 Altera Corporation 6 ATM PHY (25 Mbps) Protocol (ASSP or Controller) *ATM SAR *Management (Can Be Separate) Transceiver (1 or 2 ASSPs) *CODEC *Data Pump - DMT - CAP Ethernet Transceiver 10-Base-T Line Driver (Bipolar & Hybrid) Flash 1 Mbyte DRAM/SRAM 1 Mbyte ADSL Modem: Block Diagram Cat 3/5 Twisted Pair Video Telephone Twisted Pair

© 2000 Altera Corporation 7 ADSL Modem: Block Diagram ATM PHY (25 Mbps) Protocol (ASSP or Controller) *ATM SAR *Management (Can Be Separate) Transceiver (1 or 2 ASSPs) *CODEC *Data Pump - DMT - CAP Ethernet Transceiver 10-Base-T Cat 3/5 Twisted Pair Video Telephone Twisted Pair ACEX Line Driver (Bipolar & Hybrid) Flash 1 Mbyte DRAM/SRAM 1 Mbyte

© 2000 Altera Corporation 8 CPU 32/64 Bit * Protocol * Addressing * Management WAN Line Port 1 * 56K Modem * ISDN Modem * ADSL * SDSL * T/E Carrier Transceivers/Data Pumps DRAM/SRAM * Buffer 4-8 Mbytes Flash * Code Store 2- 4 Mbytes Remote Access Controller: Block Diagram Multiplexer * ASIC * ASSP

© 2000 Altera Corporation 9 Remote Access Controller: Block Diagram CPU 32/64 Bit * Protocol * Addressing * Management WAN Line Port 1 * 56K Modem * ISDN Modem * ADSL * SDSL * T/E Carrier Transceivers/Data Pumps Multiplexer * ASIC * ASSP ACEX DRAM/SRAM * Buffer 4-8 Mbytes Flash * Code Store 2- 4 Mbytes

© 2000 Altera Corporation 10 Low-Price Leader The ACEX Solution Low-Cost, High-Performance Architecture –High-Volume Applications in Communications Marketplace Multiple Families at Multiple Voltages Pricing –Establish Price Leadership in Low-Cost Marketplace

© 2000 Altera Corporation 11 The Altera ® Pricing Advantage EPF10K100 EPF10K100A EPF10K100E EP1K Normalized 100,000 Gate Device Volume Price

© 2000 Altera Corporation 12 ASIC Replacement ACEX Family is The ASIC Replacement Solution –Cost-Competitive with ASICs –All the Benefits of a Complete Programmable Solution Fast Time-to-Market Design Flexibility Reprogrammability Advanced Development Tools Drop-in Intellectual Property –No ASIC Risks. No ASIC NREs. No ASIC Restrictions.

© 2000 Altera Corporation 13 ASSP Replacement Advanced Feature Sets Eliminate Specialized ASSPs –Advanced PLLs –High-Speed FIFOs & Dual-Port RAM –Full 64-Bit, 66 MHz PCI Compliance –Advanced I/O Standards –MultiVolt I/O Capability Integrate ASSP Functionality into a Low-Cost PLD –Save Device Cost –Save Board Cost –Save Board Development Cost

© 2000 Altera Corporation 14 I/O Element (IOE) Section with Impurity Altera Redundancy Feature Altera-Patented Technology for Application to PLDs Significant Yield Improvement IOE Logic Array Block Redundant Section Enabled

© 2000 Altera Corporation 15 The ACEX Product Umbrella 2.5 V 1.8 V 0.22/0.18  m 0.18  m

© 2000 Altera Corporation 16 ACEX 2K 1.8V ACEX 1K 2.5V Future ACEX The ACEX Roadmap Multiple Families Across Multiple Voltages –2.5-V ACEX 1K Family Available March 2000 –1.8-V ACEX 2K Family Available H March 2000H and Beyond Cost Per Function

© 2000 Altera Corporation 17 ACEX 1K Family Altera Process Advantage –Hybrid Process 0.22  m Transistors 0.18  m Metal Interconnect Maintains 2.5-V Core Operating Voltage Provides Key Cost Improvements –Yield Improvements Smaller Die Size Improves Yield –Patented Redundancy Feature Availability –Samples Available Now –Software Support in MAX+PLUS ® II ver. 9.6

© 2000 Altera Corporation 18 ACEX 1K Features 64-Bit, 66-MHz PCI Compliant PLL Support –ClockLock™ Synchronization Circuitry –ClockBoost™ Multiplication Circuitry Simultaneous ClockLock & Clock x2 Outputs Embedded Dual-Port Memory Blocks –4 Kbit RAM Blocks MultiVolt TM I/O Interface –5-V Tolerant I/O

© 2000 Altera Corporation 19 ACEX 1K Features ACEX 1K Dual-Port RAMs & FIFOs 16 Wr DataRd Data MultiVolt I/O Interface 5-V Tolerant I/Os PLL Capability ClockLock ClockBoost CLK CLKx2 64-Bit, 66-MHz PCI

© 2000 Altera Corporation 20 ACEX 1K Family Members (1)256 & 484-Pin Packages Are 1.0-mm FineLine BGA™ FeatureEP1K10EP1K30EP1K50EP1K100 Typical Gates10,00030,00050,000100,000 Logic Elements5761,7282,8804,992 RAM Bits12,28824,57640,96049,152 User I/O Pins (Maximum) Package Options 100-Pin TQFP 144-Pin TQFP 208-Pin PQFP 256-Pin BGA Pin TQFP 208-Pin PQFP 256-Pin BGA Pin TQFP 208-Pin PQFP 256-Pin BGA Pin BGA Pin PQFP 256-Pin BGA Pin BGA 1 AvailableQ3 2000Now Available in MAX+PLUS II v9.6

© 2000 Altera Corporation 21 The ACEX 1K Price Advantage ACEXHigh-Volume Price EP1K10 $3.50 EP1K30 $7.00 EP1K50 $9.00 EP1K100 $11.95 Note: End-2000 Pricing in High Volume Quantities ACEX is the Low-Price Programmable Leader

© 2000 Altera Corporation 22 DeviceEP1K10EP1K30EP1K50EP1K100 Max I/O The ACEX I/O Advantage Communications Applications Require High I/O Counts –Allows High Performance Communication –Provides Wide Bandwidth Capabilities

© 2000 Altera Corporation EAB WRADDRESS DATA WREN WRCLOCK RDADDRESS Q RDEN RDCLOCK High-Performance Dual-Port RAM Independent Read/Write Ports –Synchronous/Asynchronous Access –6.5-ns Access Time Wide Range of Configuration Options –4 KBits/EAB for Flexibility –Width up to x16 for Maximum System Bandwidth Fast & Effective FIFO Implementation

© 2000 Altera Corporation 24 ClockLock: Improve I/O Performance t co t su Without PLL With PLL Note: ACEX 1K Data from MAX+PLUS II ver. 9.6 ClockLock Feature Increases I/O Performance Improved Timing

© 2000 Altera Corporation 25 ClockBoost - Time-Domain Multiplexing Multiplied Clock Used to Share Resources 873 D ENA D ENA 16 x 16 Multiplier Producta[31..0] Productb[31..0] D D D D Dataa1[15..0] Datab1[15..0] Dataa2[15..0] Datab2[15..0] Control Signal clk ClockLock ClockBoost 2X Required LEs Two 16 x 16 Multipliers Four 16 x 16 Multipliers 1,160 2, Without ClockBoost Design With ClockBoost

© 2000 Altera Corporation 26 ACEX 2K Family Advanced  m, 6LM Process –1.8-V Core Operating Voltage –Altera Process Leadership Low Defect Rate 20,000 to 150,000 Gates Dual Port RAM Blocks Availability –Sample Availability in H –Supported by Quartus™ Software Only

© 2000 Altera Corporation 27 ACEX 2K Features PCI-X Compliant 64-Bit, 66-MHz PCI Compliant Advanced PLL –ClockLock Synchronization Circuitry –ClockBoost Multiplication Circuitry Multiplication & Division by Factors as High as 133 –ClockShift Phase & Delay Adjustment Circuitry Advanced I/O Standard Support –SSTL-2, SSTL-3, GTL+ –HSTL, AGP, CTT Embedded Dual-Port Memory Blocks

© 2000 Altera Corporation 28 Fully 66-MHz/64-Bit PCI & PCI-X Compliant ! PCI Market Status PCI is the Industry’s Bus Standard for Open Systems –Emerging I/O Standard for Embedded Applications 64-Bit, 66-MHz PCI Required for High-Performance Systems –High-Performance Communications Applications –Gigabit Ethernet, Fiber Channel –High-End Systems Require 64-Bit Addressing PCI-X is the Next-Generation Solution –Frequencies of up to 133 MHz

© 2000 Altera Corporation 29 Altera PCI Solutions Verification Test Vectors Hardware Testing Tools MAX+PLUS II Quartus OpenCore Evaluation MegaWizard™ Plug-Ins Test Benches Devices ACEX 1K ACEX 2K The Altera PCI Solution Megafunctions 32- & 64-Bit 33- & 66- MHz PCI-X

© 2000 Altera Corporation 30 Criteria No NRE Cost Fast Development Time Fast Time-to-Market Easy Customization High Flexibility Product Upgrade ASIC –––––––– ASSPPLD –––––– IP Solution Alternatives In-House ASIC Development Off-the-Shelf ASSP Programmable Logic Devices (PLDs)

© 2000 Altera Corporation 31 Sourced by IP Partners Wide Range of Functions Optimized for Altera Optimized IP for Altera Devices Altera Megafunction Programs Sourced by Altera Focused Set of Standard Functions Optimized for Altera

© 2000 Altera Corporation Available IP Cores... 10/100 Fast Ethernet MAC 2910, 2910A Controllers 29116A 16-Bit Processor Controller DMA Controller 6850 ACIA 8255A Interface 16450/16550 UART 6502 Processor Z80 Processor 8031/8051 Processors 8032/8052 Processors Adaptive Filters Convolutional Interleaver Cordic Decimating Filter Digital Modulator Digital Data Acquisition Function DVB FEC Subsystem FFT/IFFT FIR Compiler FIR Filter HDLC IIC Master & Slave IIR Filter Library Image Processing Library Linear Feedback Shift Register Numerically Controlled Oscillator Packet over SONET Controller PCI Master/Target PCI-PowerPC Bridge PowerPC Bus Arbiter PowerPC Bus Master PowerPC Bus Slave Reed-Solomon Decoder Reed-Solomon Encoder SDRAM Controllers SONET Byte Bus I/F Speedbridge FIFO Symbol Interleaver Telephony Tone Generation USB Function Controller USB Host Controller UTOPIA 2 Master/Slaves Viterbi Decoder

© 2000 Altera Corporation 33 FineLine BGA Package Efficiency Requires Less than Half the Board Real Estate Total BGA Solution 23 mm 484 Balls Area » 100-Pin TQFP 17 mm 256 Balls 27 mm 672 Balls 27 mm 256 Balls 35 mm 356 Balls 45 mm 600 Balls 1.27 mm Ball Pitch 1.0 mm Ball Pitch

© 2000 Altera Corporation 34 SameFrame™ Pin-Out Advantage PCB 256-Pin FineLine BGA 484-Pin FineLine BGA Layout PCB for 484-Pin FineLine BGA SameFrame Allows Package Migration in Either Direction

© 2000 Altera Corporation 35 ACEX Summary The Premier Programmable Low-Cost Communications Solution –Low-Cost for High-Volume Use –High-Performance Capabilities for Communications Applications –Feature-Rich Architectures –Software & Intellectual Property Leadership ACEX: The Low-Cost, High-Performance Communications Solution

© 2000 Altera Corporation 36 Backup Slides

© 2000 Altera Corporation 37 ACEX Applications Cable Modems xDSL Modems Remote Access Systems –Remote Access Concentrators Private & Branch Access Routers Low-Cost Switches Low-Cost Line Cards Laser Printers PC Peripherals

© 2000 Altera Corporation Reducing Power Dissipation Reducing Form Factor Increasing Ease of Use Increasing Quality/Reliability Increasing System Speed Reducing Time to Market Increasing Functionality Reducing Cost Low Cost & Time-to-Market Critical for Success Market Success Factors Factors Influencing Market Success % Responses Source: Dataquest

© 2000 Altera Corporation 39 Quick to Prototyping –In-System Design Verification –Dramatically Reduced Simulation & Verification Time –No Test Vectors Required –No Prototype Lead-Times Quick to Production –No Lengthy Sign-off Cycle –No Production Lead Times ACEX Time-to-Market Advantage

© 2000 Altera Corporation Normalized Price ACEX Pricing vs. ASIC Pricing Competitive with ASIC Unit Cost Benefits of Programmable Logic –Faster to Market –Low Risk –No NRE –No Re-Spin Cost –Short Lead Times –Low Inventory Cost ACEX 208 Pins ASIC 208 Pins NRE ACEX Provides Low-Cost Flexibility

© 2000 Altera Corporation 41 Total Cost = Device Unit Cost + Development Cost + Hidden Costs ACEX Minimizes Hidden Costs –No NRE Cost –No Lost Opportunity Cost –No Re-Spin Cost –Low Inventory Cost Total Cost ($) ACEXASICs Device Unit Cost Development Cost Device Unit Cost Development Cost NREs Lost Opportunity Hidden Costs Total Cost vs. ASICs

© 2000 Altera Corporation 42 ACEX Summary ACEX Low-Cost Flexibility Item Device Cost Total Cost Design Flow No NRE Time-to-Market In-System Design Verification No Test Vectors No Re-Spin Cost Low Inventory Risk ASICACEX Low Low High -

© 2000 Altera Corporation 43 ACEX & APEX Applications xDSL Modem Ethernet LAN Switch Remote Access Concentrators WAN Router Layer 3 Switch Central Office Switch ACEX APEX

© 2000 Altera Corporation 44 ACEX 1K Price Advantage ACEXCents / Logic Element EP1K EP1K EP1K EP1K Note: End-2000 Pricing in High Volume Quantities ACEX is The Industry’s Lowest Price Per Function