PaxComm Co. Ltd. 라우터 / 스위치 Chipset ㈜ 팍스콤. PaxComm Co. Ltd. 백 영식 2 목차 1. Layer 2, Layer 3 switching 2. Switching Chip architectures 3. Galileo-I architecture.

Slides:



Advertisements
Similar presentations
IP Router Architectures. Outline Basic IP Router Functionalities IP Router Architectures.
Advertisements

3 LAN Design Basics Computernetze 1 (CN1) Prof. Dr. Andreas Steffen
UTC-N Overview of Campus Networks Design.
© 2009 Cisco Systems, Inc. All rights reserved. SWITCH v1.0—4-1 Implementing Inter-VLAN Routing Deploying Multilayer Switching with Cisco Express Forwarding.
Campus LAN Overview. Objectives Identify the technical considerations in campus LAN design Identify the business considerations in campus LAN design Describe.
Multi-Layer Switching Layers 1, 2, and 3. Cisco Hierarchical Model Access Layer –Workgroup –Access layer aggregation and L3/L4 services Distribution Layer.
1 Version 3 Module 8 Ethernet Switching. 2 Version 3 Ethernet Switching Ethernet is a shared media –One node can transmit data at a time More nodes increases.
What's inside a router? We have yet to consider the switching function of a router - the actual transfer of datagrams from a router's incoming links to.
Chapter 8: Local Area Networks: Internetworking. 2 Objectives List the reasons for interconnecting multiple local area network segments and interconnecting.
1 Version 3.0 Module 8 Virtual LANs. 2 Version 3.0.
t Popularity of the Internet t Provides universal interconnection between individual groups that use different hardware suited for their needs t Based.
1 K. Salah Module 4.0: Network Components Repeater Hub NIC Bridges Switches Routers VLANs.
MJ02/07041 Session 02 Network Components Adapted from Network Management: Principles and Practice © Mani Subramanian 2000 and solely used for Network Management.
ECE 526 – Network Processing Systems Design
1 K. Salah Module 4.3: Repeaters, Bridges, & Switches Repeater Hub NIC Bridges Switches VLANs GbE.
© 2008 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPresentation_ID 1 Chapter 1: Introduction to Switched Networks Routing and Switching.
Connecting Devices and Multi-Homed Machines. Layer 1 (Physical) Devices Repeater: Extends distances by repeating a signal Extends distances by repeating.
TCP/IP Reference Model Host To Network Layer Transport Layer Application Layer Internet Layer.
1 25\10\2010 Unit-V Connecting LANs Unit – 5 Connecting DevicesConnecting Devices Backbone NetworksBackbone Networks Virtual LANsVirtual LANs.
Router Architectures An overview of router architectures.
Router Architectures An overview of router architectures.
Connecting LANs, Backbone Networks, and Virtual LANs
Chapter 4 Queuing, Datagrams, and Addressing
© 2007 Cisco Systems, Inc. All rights reserved.ICND1 v1.0—2-1 Ethernet LANs Solving Network Challenges with Switched LAN Technology.
Chapter 6 High-Speed LANs Chapter 6 High-Speed LANs.
InterVLAN Routing Design and Implementation. What Routers Do Intelligent, dynamic routing protocols for packet transport Packet filtering capabilities.
LAN Overview (part 2) CSE 3213 Fall April 2017.
Business Data Communications, 6e
TELE 3011Lecture 2: Network Hardware Overview Last Lecture –Introduction This Lecture –Network hardware –Reference: Ethernet: The Definitive Guide, Charles.
Chapter 4 Local Area Networks. Layer 2: The Datalink Layer The datalink layer provides point-to- point connectivity between devices over the physical.
Networks LANS,. FastPoll True Questions Answer A for True and B for False A wireless infrastructure network uses a centralized broadcasting device, such.
NETWORKING COMPONENTS By Scott H. Bowers. HUB A hub can be easily mistaken for a switch, physically there are no defining characteristics, both have power.
Common Devices Used In Computer Networks
1 CISCO NETWORKING ACADEMY PROGRAM (CNAP) SEMESTER 1/ MODULE 8 Ethernet Switching.
Connectivity Devices Hakim S. ADICHE, MSc
Repeaters and Hubs Repeaters: simplest type of connectivity devices that regenerate a digital signal Operate in Physical layer Cannot improve or correct.
Local Area Networks: Internetworking
BZUPAGES.COM Introduction to Cisco Devices Interfaces and modules –LAN interfaces (Fast Ethernet, Gigabit Ethernet) –WAN interfaces(Basic Rate Interface.
CS/IS 465: Data Communication and Networks 1 CS/IS 465 Data Communications and Networks Lecture 28 Martin van Bommel.
NETWORKING COMPONENTS AN OVERVIEW OF COMMONLY USED HARDWARE Christopher Johnson LTEC 4550.
11 NETWORK CONNECTION HARDWARE Chapter 3. Chapter 3: NETWORK CONNECTION HARDWARE2 NETWORK INTERFACE ADAPTER  Provides the link between a computer and.
Local-Area-Network (LAN) Architecture Department of Computer Science Southern Illinois University Edwardsville Fall, 2013 Dr. Hiroshi Fujinoki
Networks and Protocols CE Week 2a. Network hardware.
15.1 Chapter 15 Connecting LANs, Backbone Networks, and Virtual LANs Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or.
Cisco S3C3 Virtual LANS. Why VLANs? You can define groupings of workstations even if separated by switches and on different LAN segments –They are one.
CS 4396 Computer Networks Lab Router Architectures.
1 Chapter 8 Local Area Networks - Internetworking.
Chapter 3 - VLANs. VLANs Logical grouping of devices or users Configuration done at switch via software Not standardized – proprietary software from vendor.
STORE AND FORWARD & CUT THROUGH FORWARD Switches can use different forwarding techniques— two of these are store-and-forward switching and cut-through.
McGraw-Hill©The McGraw-Hill Companies, Inc., 2004 Connecting Devices CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL Department of Electronics and.
Network Components By Cameron Baker.
Computer Science and Engineering Copyright by Hesham El-Rewini Advanced Computer Architecture CSE 8383 April 11, 2006 Session 23.
. Large internetworks can consist of the following three distinct components:  Campus networks, which consist of locally connected users in a building.
BZUPAGES.COM Introduction to Cisco Devices Interfaces and modules –LAN interfaces (Fast Ethernet, Gigabit Ethernet) –WAN interfaces(Basic Rate Interface.
Interconnect Networks Basics. Generic parallel/distributed system architecture On-chip interconnects (manycore processor) Off-chip interconnects (clusters.
Local-Area Networks. Topology Defines the Structure of the Network – Physical topology – actual layout of the wire (media) – Logical topology – defines.
© 2008 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPresentation_ID 1 Chapter 1: Introduction to Switched Networks Routing And Switching 1.0.
Networking Components William Isakson LTEC 4550 October 7, 2012 Module 3.
Network Layer4-1 Chapter 4 Network Layer All material copyright J.F Kurose and K.W. Ross, All Rights Reserved Computer Networking: A Top Down.
Cluster Computers. Introduction Cluster computing –Standard PCs or workstations connected by a fast network –Good price/performance ratio –Exploit existing.
© 2006 Cisco Systems, Inc. All rights reserved.Cisco PublicITE I Chapter 6 1 LAN Design Chapter One.
Chapter 4: Network Layer
Packet Switch Architectures
Network Processors for a 1 MHz Trigger-DAQ System
Project proposal: Questions to answer
EEC4113 Data Communication & Multimedia System Chapter 1: Introduction by Muhazam Mustapha, July 2010.
Connectors, Repeaters, Hubs, Bridges, Switches, Routers, NIC’s
Chapter 4: Network Layer
Packet Switch Architectures
Presentation transcript:

PaxComm Co. Ltd. 라우터 / 스위치 Chipset ㈜ 팍스콤

PaxComm Co. Ltd. 백 영식 2 목차 1. Layer 2, Layer 3 switching 2. Switching Chip architectures 3. Galileo-I architecture 4. Galileo-II architecture 5. MMCnet architecture

PaxComm Co. Ltd. 백 영식 3 Layer 2, Layer 3 Switching (1)  User 의 요구  Dedicated high speed port 를 필요  다양한 application 의 사용 (Video, Audio 등의 multimedia application)  Network 의 요구 사항  고속 WAN link speed  Adapting to evolving traffic patterns  Support multiple service levels  Broadcast 의 처리  Security and firewall

PaxComm Co. Ltd. 백 영식 4 Layer 2, Layer 3 Switching (2)  Layer 2 Switching  Efficient and high-speed multi-port learning bridge  Easy implementation and installation  Large Flat Network  Broadcast, Security problem  Can be solved by VLAN  Intercommunication problem between VLANs  Forwarding Model  cut-through  store-and-forward  adaptive cut-through

PaxComm Co. Ltd. 백 영식 5 Layer 2, Layer 3 Switching (3)  Layer 3 Switching  High speed(Wire speed)  Quality of Service  Multicast  Layer 3 switch 구현  Traditional software-based routing -> hardware  Route once, switch many  Cut-through

PaxComm Co. Ltd. 백 영식 6 Switching Chip Architecture (1)  I-Cube : Pure Crossbar (16 Port and 16 Port plus 1 Gigabit I-Cube Design, simplified) Four Ethernet Ports Cross Bar Four Ethernet Ports Four Ethernet Ports Four Ethernet Ports Four Ethernet Ports Cross Bar Four Ethernet Ports Four Ethernet Ports Four Ethernet Ports Single Gigabit Port

PaxComm Co. Ltd. 백 영식 7 Switching Chip Architecture (2)  PMC-Sierra and Texas Instrument : Ring Device A eight Fast Ethernet Ports Device D eight Fast Ethernet Ports Device C eight Fast Ethernet Ports Device B eight Fast Ethernet Ports

PaxComm Co. Ltd. 백 영식 8 Switching Bus Ports Switch Engine Memory Ports Switch Engine Memory Ports Switch Engine Memory Ports Switch Engine Memory Switching Chip Architecture (3)  Galileo - I : Distributed Switching Architecture

PaxComm Co. Ltd. 백 영식 9 Switching Chip Architecture (4)  Galileo-II : Hybrid Cell Crossbar Cell Crossbar 8 Fast Ethernet Ports 8 Fast Ethernet Ports 8 Fast Ethernet Ports 8 Fast Ethernet Ports Ethernet Packet Traffic Cell Traffic

PaxComm Co. Ltd. 백 영식 10 Switch Engine Shared Memory Port Ports Switching Chip Architecture (5)  MMC networks : Share Memory Architecture

PaxComm Co. Ltd. 백 영식 11 Galileo-I Architecture (1)  Direct support for packet buffering  High-performance Distributed switching engine  VLAN support  Quality-of-Service Queuing  Address Resolution  Distributed Address Table management  5 종 17 개의 GalNet Protocol message 를 이용한 Packet forwarding  NEW_ADDRESS  BUFFER_REQUEST  START_OF_PACKET  PACKET_TRANSFER  END_OF_PACKET

PaxComm Co. Ltd. 백 영식 12 Galileo-I Architecture (2) PROCESSORMEMORY PCI BRIDGE Galileo 10/00 device DRAM Galileo 10/00 device DRAM OTHER WAN INTERFACE PCI BUS  Implementation example

PaxComm Co. Ltd. 백 영식 13 Galileo-II Architecture (1) Switch Controller GT ports Fast Ethernet Switch Controller GT ports Fast Ethernet Switch Controller GT ports Gigabit Ethernet Switch Controller (Future) WAN 4 Port G.Link Crossbar GT (12Gbps) PCI used for CPU interface and for connection to other switching devices (66M PCI) G.Link Interconnects (2.4 Gbps each)  Galileo-II Switch Using G.Link Crossbar

PaxComm Co. Ltd. 백 영식 14 Galileo-II Architecture (2) Switch Controller 4 Port G.Link Crossbar Switch Controller 4 Port G.Link Crossbar  Peer-to-peer Galileo-II Configuration

PaxComm Co. Ltd. 백 영식 15 Galileo-II Architecture (3) Switch Controller Switch Controller Switch Controller 4 Port G.Link Crossbar Switch Controller Switch Controller Switch Controller 4 Port G.Link Crossbar Switch Controller Switch Controller Switch Controller 4 Port G.Link Crossbar Switch Controller Switch Controller Switch Controller 4 Port G.Link Crossbar  Hierarchical G.Link Configuration

PaxComm Co. Ltd. 백 영식 16  Current Approaches to Networking Equipment Design Flexibility Time to Market Performance Cost Low High Slow High Low High Fast General Purpose Processor Network Processor Custom ASICs MMCnet Architecture (1)

PaxComm Co. Ltd. 백 영식 17  Basic Switch Architecture MMCnet Architecture (2) nP5400 BitStream Processor BitStream Processor Link Memory Data Memory Packets Headers Cells Headers Cells ViX Interconnect

PaxComm Co. Ltd. 백 영식 18 MMCnet Architecture (3)  Switch Component Requirements  AF5400 switch Configuration(5.5Gbps) nP5400 packet Switching Module CPU Data Memory Link Memory ViX Interconnect EPIF Fast Ethernet

PaxComm Co. Ltd. 백 영식 19 MMCnet Architecture (4) nP5400 packet Switching Module CPU Data Memory Link Memory ViX Interconnect EPIF Fast Ethernet EPIF Fast Ethernet nP5400 packet Switching Module CPU Data Memory Link Memory  11.0-Gbps switch Configuration

PaxComm Co. Ltd. 백 영식 20 MMCnet Architecture (5) nP5400 packet Switching Module CPU Data Memory Link Memory EPIF Fast Ethernet Fast Ethernet Fast Ethernet Fast Ethernet  22.0-Gbps switch Configuration nP5400 packet Switching Module CPU EPIF Fast Ethernet Fast Ethernet Fast Ethernet Fast Ethernet nP5400 packet Switching Module CPU EPIF Fast Ethernet Fast Ethernet Fast Ethernet Fast Ethernet nP5400 packet Switching Module CPU EPIF Fast Ethernet Fast Ethernet Fast Ethernet Fast Ethernet ViX Interconnect Data Memory Link Memory Data Memory Link Memory Data Memory Link Memory

PaxComm Co. Ltd. 백 영식 21 MMCnet Architecture (6)  5400 Architecture Ingress Processing Switching Queuing Scheduling Egress Processing Bit Stream Processor 5400 Switch Fabric Bit Stream Processor

PaxComm Co. Ltd. 백 영식 22 MMCnet Architecture (7) Search Machine Micro Controller Statistics Routing Table Memory Slicer MAC CHANNEL Up to 64K entries per channel Wire speed search using any key Packet to Cell Conversion ViX Switch Interface Wire speed parsing and manipulation of ingress and egress packets RMON Group 1, 2, 3, and 410/100 Ethernet MACs MII Interface  EPIF Architecture

PaxComm Co. Ltd. 백 영식 23 MMCnet Architecture (8)  System Architecture Bit Stream ProcessorSwitching Fabric System CPU Driver Microcode (L2 learning and Aging, IP, IPX Routing RTOS nP Independent API Routing software