LANSCE Master Pattern Generator Eric Björklund LANSCE-8 Controls Software (LA-UR-05-2848)

Slides:



Advertisements
Similar presentations
XFEL C+C HARDWARE : REQUIREMENTS 1) To receive, process and store Timing Signals from TR ( Timing Receiver ) in same crate : - 5 MHz Bunch CLOCK - Bunch.
Advertisements

01/11/2002SNS Software Final Design Review1 V123S Event Link Encoder, Transmission System and PLL Receiver Thomas M. Kerner (BNL) SNS Global Controls.
Stephanie Allison LCLS Event System 14 June LCLS Event System Outline HW Block Diagram Timing Requirements Time Lines EVG.
Status of the LANSCE Upgrade LA-UR Eric Bjorklund.
1/1/ / faculty of Electrical Engineering eindhoven university of technology Architectures of Digital Information Systems Part 1: Interrupts and DMA dr.ir.
CHAPTER 3 Sequential Logic/ Circuits.  Concept of Sequential Logic  Latch and Flip-flops (FFs)  Shift Registers and Application  Counters (Types,
Chapter 5: Server Hardware and Availability. Hardware Reliability and LAN The more reliable a component, the more expensive it is. Server hardware is.
Demands and Requirements for the New Control System for GSI Future Accelerators An Overview U. Krause, S. Richter, P. Schütt.
O. Stézowski IPN Lyon AGATA Week September 2003 Legnaro Data Analysis – Team #3 ROOT as a framework for AGATA.
Infineon Technologies Corp. June 99 1 HOT167-1 Version 2.0 F PWMmax = x 50ns = 78 kHz Pulse Width Modulation Unit (PWM) (20 MHz)  4 independent.
Timers and Interrupts Shivendu Bhushan Summer Camp ‘13.
Dayle Kotturi SLC April 29, 2004 Outline Motivation Key Components Status Update SLC / EPICS Timing Software Tasks Hardware.
ELI: Electronic Timing System (ETS) at Facility Level E L I – B L – – P R E – B.
The TIMING System … …as used in the PS accelerators.
Updates on RF synchronization and fast trigger distribution A. Butterworth, H. Damerau, W. Hofle Acknowledgements: T. Bohl, S. Doebert, I. Kozsar, J. Molendijk,
In The Name Of Allah Whose Blessings Are Uncountable.
VERIFICATION OF I2C INTERFACE USING SPECMAN ELITE By H. Mugil Vannan Experts Mr. Rahul Hakhoo, Section Manager, CMG-MCD Mr. Umesh Srivastva, Project Leader.
SNS Integrated Control System EPICS Collaboration Meeting SNS Machine Protection System SNS Timing System Coles Sibley xxxx/vlb.
FPGA-Based System Design: Chapter 4 Copyright  2004 Prentice Hall PTR HDL coding n Synthesis vs. simulation semantics n Syntax-directed translation n.
ISE. Tatjana Petrovic 249/982/22 ISE software tools ISE is Xilinx software design tools that concentrate on delivering you the most productivity available.
8254 Programmable Interval Timer
LHC Beam Dump System Technical Audit Trigger Synchronisation Unit.
8253 TIMER. Engr 4862 Microprocessors 8253 / 8254 Timer A.k.a. PIT (programmable Interval Timer), used to bring down the frequency to the desired level.
Synchronous Device Interface at NSLS-II Yuke Tian Control Group, NSLS-II, BNL (May 1, 2009 EPICS Collaboration Meeting, Vancouver)
Chapter 4 TIMER OPERATION
FPGA IRRADIATION and TESTING PLANS (Update) Ray Mountain, Marina Artuso, Bin Gui Syracuse University OUTLINE: 1.Core 2.Peripheral 3.Testing Procedures.
MCU: Interrupts and Timers Ganesh Pitchiah. What’s an MCU ?
SNS Integrated Control System SNS Timing Master LA-UR Eric Bjorklund.
LCLS Timing Software and Plan 1 Controls Timing Workshop EPICS Collaboration Meeting SLAC LCLS Timing Software and Plan April Kukhee Kim.
MCTS Guide to Microsoft Windows Vista Chapter 4 Managing Disks.
Timing upgrades after LS1 Jean-Claude BAU BE-CO-HT1.
LANSCE Timing Requirements LA-UR Eric Bjorklund.
Chapter 101 Multiprocessor and Real- Time Scheduling Chapter 10.
MRF & Cosylab on timing system: integration support Joze Dedic the best people make cosylab … Head of Hardware.
Developing software and hardware in parallel Vladimir Rubanov ISP RAS.
1 Timo Korhonen PSI 1. Concepts revisited…again 3. New (Diamond) cards features and status 4. EPICS interface 5. Conclusions SLS & Diamond Timing System.
The CERN LHC central timing A vertical slice Pablo Alvarez Jean-Claude Bau Stephane Deghaye Ioan Kozsar Julian Lewis Javier Serrano.
SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.
Distributed Database. Introduction A major motivation behind the development of database systems is the desire to integrate the operational data of an.
© 2003 Xilinx, Inc. All Rights Reserved Global Timing Constraints FPGA Design Flow Workshop.
University of Tehran 1 Microprocessor System Design Timers Omid Fatemi
Timers and Interrupts Anurag Dwivedi. Let Us Revise.
The Main Injector Beam Position Monitor Front-End Software Luciano Piccoli, Stephen Foulkes, Margaret Votava and Charles Briegel Fermi National Accelerator.
SPS Timing. Outline Timing table Modes of operation Mode switch mechanism External events Creating a timing table Timing event cleaning.
Timing Requirements for Spallation Neutron Sources Timing system clock synchronized to the storage ring’s revolution frequency. –LANSCE: MHz.
FGC Upgrades in the SPS V. Kain, S. Cettour Cave, S. Page, J.C. Bau, OP/SPS April
MSI Counters Counter ICs Technician Series ©Paul Godin Updated Feb 2015 gmail.com.
By Fernan Naderzad.  Today we’ll go over: Von Neumann Architecture, Hardware and Software Approaches, Computer Functions, Interrupts, and Buses.
ICALEPCS 2005 Geneva, Oct. 12 The ALMA Telescope Control SystemA. Farris The ALMA Telescope Control System Allen Farris Ralph Marson Jeff Kern National.
Part A Final Dor Obstbaum Kami Elbaz Advisor: Moshe Porian August 2012 FPGA S ETTING U SING F LASH.
Parallel processing
ESS Timing System Prototype 2012 Miha Reščič, ICS
CERN Timing Overview CERN timing overview and our future plans with White Rabbit Jean-Claude BAU – CERN – 22 March
DIRAC Project A.Tsaregorodtsev (CPPM) on behalf of the LHCb DIRAC team A Community Grid Solution The DIRAC (Distributed Infrastructure with Remote Agent.
Beam time structures 1 At any particular instance of time there will be only one kind of beam in the MI. It will be either protons or anti-protons. The.
4. Operations and Performance M. Lonza, D. Bulfone, V. Forchi’, G. Gaio, L. Pivetta, Sincrotrone Trieste, Trieste, Italy A Fast Orbit Feedback for the.
RTL Hardware Design by P. Chu Chapter 9 – ECE420 (CSUN) Mirzaei 1 Sequential Circuit Design: Practice Shahnam Mirzaei, PhD Spring 2016 California State.
Some of the utilities associated with the development of programs. These program development tools allow users to write and construct programs that the.
Architectures of Digital Information Systems Part 1: Interrupts and DMA dr.ir. A.C. Verschueren Eindhoven University of Technology Section of Digital.
Beam-Synchronous Data Acquisition (BS-DAQ)
LCLS Timing Software and Plan
Programmable Interval Timer
Timing and Event System S. Allison, M. Browne, B. Dalesio, J
Chapter 16: Distributed System Structures
SNS Timing System EPICS Workshop April 28, 2005 Coles Sibley
Data Orgnization Frequently accessed data on the same storage device?
Computer Organization
EPICS: Experimental Physics and Industrial Control System
SLS & Diamond Timing System update
Timing and Event System Status DOE Review of the LCLS Project SC5 - Controls Systems Breakout Session S. Allison, M. Browne, B. Dalesio, J. Dusatko,
Presentation transcript:

LANSCE Master Pattern Generator Eric Björklund LANSCE-8 Controls Software (LA-UR )

LANSCE Master Pattern Generator Features of the LANSCE Timing System 96 Timing Gates. –Centrally Generated. –Distributed on Coax and Fiber From MPG. 120 Hz Operation. Machine cycle is milliseconds. –Start of cycle synchronized with AC Line crossing (positive and negative slope). –Timing Gates Clocked by 2.8 Mhz Ring Revolution Frequency. 1 Second Super-Cycle (120 Cycles). Versatile (and therefore complex) facility: –3 flavors of H- beam –2 flavors of H+ beam –Single Shot & Continuous Mode Capability for Any Beam Flavor.

LANSCE Master Pattern Generator Special Requirements (Mostly Age-Related) Reliability is important. –It can take up to 2 hours to recover from a 1 second loss of RF-gates. Evenness is also important. –Absolute requirement for some gates: RF gates Neutron Choppers –Less of an issue for other gates: Isotope production Single-Shot experiments Irradiation Experiments

LANSCE Master Pattern Generator Current Architecture of LANSCE Timing System Star configuration 4 redundant gate generator sets in 2 CAMAC crates. Gate generators are loaded by Master Timer computer, then run independently. Master Timer computer checks the output of the gate generators and automatically switches to another set when a discrepancy is seen. Master Timer MUX Timing Distribution Timing Gates Timing Gate Generators

LANSCE Master Pattern Generator Tools To Generate the Pattern – Delay and Width LANSCE uses a rule-based system to generate the placement of timing gates within a machine cycle. Configuration file contains rules for either automatically setting a gate’s delay and width, or providing limits on acceptable values. A special parser reads the configuration file and generates a subroutine that is compiled and linked into the MPG program. ; ; Low Frequency RF Gate ; M(LFRF) = 30 D(LFRF) = D(LBEG) E(LFRF) = D(SREX) ; ; Storage Ring Extraction Window ; M(SREW) = 30 D(SREW) = E(LBEG) - 50 E(SREW) = D(EKLF) ; ; Storage Ring Extraction Gate ; M(SREX) = 30 D(SREX) > D(SREW) + 50 L(SREX) = 10 ; ; LANSCE Chopper Synchronization Gate ; RR(LSYC) = 20 D(LSYC) = D(T0) E(LSYC) = D(EKLF) ; ; LANSCE Fast Chopper Synch Gate ; RR(LFCG) = 120 M(LFCG) = 0 D(LFCG) = D(EKLF) L(LFCG) = 25

LANSCE Master Pattern Generator Tools To Generate the Pattern – Super-Cycle Layout “Mode” rules determine which gates may occur on which machine cycles. Cycles are assigned based on requested rep-rate and mode constraints. –Keep the three H- flavored gates on separate cycles. –Keep the two H+ flavored gates on separate cycles. –Keep the high-power H+ flavored gates and high-power H- flavored gates on separate cycles. Prioritizes order in which gates are assigned. ModeNameBase GateDefinition 0ANYNoneMay occur on any cycle 1201 PREDECESSOR201RMay only occur on cycles preceding 201R gates 2805 PREDECESSOR805RMay only occur on cycles preceding 805R gates 3RFAL PREDECESSORRFALMay only occur on cycles preceding RFAL gates 4RFAM PREDECESSORRFAMMay only occur on cycles preceding RFAM gates 5RFAS PREDECESSORRFASMay only occur on cycles preceding RFAS gates 6201 COINCIDENT201RMay only occur on cycles with 201R gates 7805 COINCIDENT805RMay only occur on cycles with 805R gates

LANSCE Master Pattern Generator Tools To Generate the Pattern – Super-Cycle Layout Theoretical Framework Developed for Evenly Distributing Gates Across the Super-Cycle. –Completely even distribution for unconstrained gates with rep-rates that evenly divide 120. O (n) time. –Most even distribution possible for unconstrained gates with rep-rates that do not evenly divide 120. O (n) time. –Most even distribution possible for constrained gates whose “ideal” patterns map into the available cycles. O (n 2 ) time. –Good heuristics for constrained gates whose “ideal” patterns do not map into the available cycles. O (n) – O (n 5 ) time.

LANSCE Master Pattern Generator Tools To View The Generated Pattern “Micro” view of a single “generic” cycle. Shows gate relationships within the machine cycle. Time Plot

LANSCE Master Pattern Generator Tools To View The Generated Pattern “Macro” view of the Super-Cycle. Shows which gates are assigned to which cycles. Rep-Rate Plot