Xuanxing Xiong and Jia Wang Electrical and Computer Engineering Illinois Institute of Technology Chicago, Illinois, United States November, 2011 Vectorless.

Slides:



Advertisements
Similar presentations
Impact of Interference on Multi-hop Wireless Network Performance Kamal Jain, Jitu Padhye, Venkat Padmanabhan and Lili Qiu Microsoft Research Redmond.
Advertisements

VSMC MIMO: A Spectral Efficient Scheme for Cooperative Relay in Cognitive Radio Networks 1.
NTHU-CS VLSI/CAD LAB TH EDA De-Shiuan Chiou Da-Cheng Juan Yu-Ting Chen Shih-Chieh Chang Department of CS, National Tsing Hua University, Taiwan Fine-Grained.
1 Advancing Supercomputer Performance Through Interconnection Topology Synthesis Yi Zhu, Michael Taylor, Scott B. Baden and Chung-Kuan Cheng Department.
5/4/2015rew Accuracy increase in FDTD using two sets of staggered grids E. Shcherbakov May 9, 2006.
Shuai Li and Cheng-Kok Koh School of Electrical and Computer Engineering, Purdue University West Lafayette, IN, Mixed Integer Programming Models.
Optimization of thermal processes2007/2008 Optimization of thermal processes Maciej Marek Czestochowa University of Technology Institute of Thermal Machinery.
Chop-SPICE: An Efficient SPICE Simulation Technique For Buffered RC Trees Myung-Chul Kim, Dong-Jin Lee and Igor L. Markov Dept. of EECS, University of.
1 On Convergence of Switching Windows Computation in Presence of Crosstalk Noise Pinhong Chen* +, Yuji Kukimoto +, Chin-Chi Teng +, Kurt Keutzer* *Dept.
Variability-Driven Formulation for Simultaneous Gate Sizing and Post-Silicon Tunability Allocation Vishal Khandelwal and Ankur Srivastava Department of.
Minimal Skew Clock Synthesis Considering Time-Variant Temperature Gradient Hao Yu, Yu Hu, Chun-Chen Liu and Lei He EE Department, UCLA Presented by Yu.
1 Accurate Power Grid Analysis with Behavioral Transistor Network Modeling Anand Ramalingam, Giri V. Devarayanadurg, David Z. Pan The University of Texas.
Feasibility, uncertainty and interpolation J. A. Rossiter (Sheffield, UK)
TH EDA NTHU-CS VLSI/CAD LAB 1 Re-synthesis for Reliability Design Shih-Chieh Chang Department of Computer Science National Tsing Hua University.
Revisiting the Optimal Scheduling Problem Sastry Kompella 1, Jeffrey E. Wieselthier 2, Anthony Ephremides 3 1 Information Technology Division, Naval Research.
Supply Voltage Degradation Aware Analytical Placement Andrew B. Kahng, Bao Liu and Qinke Wang UCSD CSE Department {abk, bliu,
1 A Second Stage Network Recourse Problem in Stochastic Airline Crew Scheduling Joyce W. Yen University of Michigan John R. Birge Northwestern University.
NTHU-CS VLSI/CAD LAB TH EDA Student : Da-Cheng Juan Advisor : Shih-Chieh Chang Fine-Grained Sleep Transistor Sizing Algorithm for Leakage Power Minimization.
A Global Minimum Clock Distribution Network Augmentation Algorithm for Guaranteed Clock Skew Yield A. B. Kahng, B. Liu, X. Xu, J. Hu* and G. Venkataraman*
RLC Interconnect Modeling and Design Students: Jinjun Xiong, Jun Chen Advisor: Lei He Electrical Engineering Department Design Automation Group (
S. Suri, M, Waldvogel, P. Warkhede CS University of Washington Profile-Based Routing: A New Framework for MPLS Traffic Engineering.
Decoupling Capacitance Allocation for Power Supply Noise Suppression Shiyou Zhao, Kaushik Roy, Cheng-Kok Koh School of Electrical & Computer Engineering.
More Realistic Power Grid Verification Based on Hierarchical Current and Power constraints 2 Chung-Kuan Cheng, 2 Peng Du, 2 Andrew B. Kahng, 1 Grantham.
Worst-Case Timing Jitter and Amplitude Noise in Differential Signaling Wei Yao, Yiyu Shi, Lei He, Sudhakar Pamarti, and Yu Hu Electrical Engineering Dept.,
WISCAD – VLSI Design Automation GRIP: Scalable 3-D Global Routing using Integer Programming Tai-Hsuan Wu, Azadeh Davoodi Department of Electrical and Computer.
USING SAT-BASED CRAIG INTERPOLATION TO ENLARGE CLOCK GATING FUNCTIONS Ting-Hao Lin, Chung-Yang (Ric) Huang Graduate Institute of Electrical Engineering,
Fundamentals of Electric Circuits Chapter 8
ECE 546 – Jose Schutt-Aine 1 ECE 546 Lecture -13 Latency Insertion Method Spring 2014 Jose E. Schutt-Aine Electrical & Computer Engineering University.
ELECTRICAL ENGINEERING: PRINCIPLES AND APPLICATIONS, Fourth Edition, by Allan R. Hambley, ©2008 Pearson Education, Inc. Lecture 12 First Order Transient.
Research on Analysis and Physical Synthesis Chung-Kuan Cheng CSE Department UC San Diego
A Framework for Distributed Model Predictive Control
SoftCOM 2005: 13 th International Conference on Software, Telecommunications and Computer Networks September 15-17, 2005, Marina Frapa - Split, Croatia.
An Efficient Clustering Algorithm For Low Power Clock Tree Synthesis Rupesh S. Shelar Enterprise Microprocessor Group Intel Corporation, Hillsboro, OR.
Indian Institute of Technology Bombay 1 SEQUEL: A Solver for circuit EQuations with User-defined ELements Prof. Mahesh B. Patil
Jia Wang Electrical and Computer Engineering Illinois Institute of Technology Chicago, Illinois, United States November, 2012 Deterministic Random Walk.
The Fast Optimal Voltage Partitioning Algorithm For Peak Power Density Minimization Jia Wang, Shiyan Hu Department of Electrical and Computer Engineering.
A Power Grid Analysis and Verification Tool Based on a Statistical Prediction Engine M.K. Tsiampas, D. Bountas, P. Merakos, N.E. Evmorfopoulos, S. Bantas.
Scalable Symbolic Model Order Reduction Yiyu Shi*, Lei He* and C. J. Richard Shi + *Electrical Engineering Department, UCLA + Electrical Engineering Department,
Tao Lin Chris Chu TPL-Aware Displacement- driven Detailed Placement Refinement with Coloring Constraints ISPD ‘15.
Christopher Moh 2005 Competition Programming Analyzing and Solving problems.
Utility Maximization for Delay Constrained QoS in Wireless I-Hong Hou P.R. Kumar University of Illinois, Urbana-Champaign 1 /23.
1 ε -Optimal Minimum-Delay/Area Zero-Skew Clock Tree Wire-Sizing in Pseudo-Polynomial Time Jeng-Liang Tsai Tsung-Hao Chen Charlie Chung-Ping Chen (National.
1 A Fast Algorithm for Power Grid Design Jaskirat Singh Sachin Sapatnekar Department of Electrical and Computer Engineering University of Minnesota.
Spatio-temporal Pattern Queries M. Hadjieleftheriou G. Kollios P. Bakalov V. J. Tsotras.
Stochastic Current Prediction Enabled Frequency Actuator for Runtime Resonance Noise Reduction Yiyu Shi*, Jinjun Xiong +, Howard Chen + and Lei He* *Electrical.
IBM Microelectronics © 2005 IBM Corporation SLIP 2005April 2, 2005 Bounding the Impact of Transient Power Supply Noise in Static Timing Analysis Over a.
Power Integrity Test and Verification CK Cheng UC San Diego 1.
EE 201C Modeling of VLSI Circuits and Systems
Efficient Resource Allocation for Wireless Multicast De-Nian Yang, Member, IEEE Ming-Syan Chen, Fellow, IEEE IEEE Transactions on Mobile Computing, April.
A fast current response control strategy for flywheel peak power capability under DC bus voltage constraint L. Xu and S. Li Department of Electrical.
University of Toronto Power Grid Verification in the Presence of Uncertainty Farid N. Najm University of Toronto Imad A. Ferzli University.
A Novel Timing-Driven Global Routing Algorithm Considering Coupling Effects for High Performance Circuit Design Jingyu Xu, Xianlong Hong, Tong Jing, Yici.
1 Power Efficient Monitoring Management in Sensor Networks A.Zelikovsky Georgia State joint work with P. BermanPennstate G. Calinescu Illinois IT C. Shah.
Dept. of Electronics Engineering & Institute of Electronics National Chiao Tung University Hsinchu, Taiwan ISPD’16 Generating Routing-Driven Power Distribution.
1 Chapter 5 Branch-and-bound Framework and Its Applications.
Joint Routing and Scheduling Optimization in Wireless Mesh Networks with Directional Antennas A. Capone, I. Filippini, F. Martignon IEEE international.
1 Double-Patterning Aware DSA Template Guided Cut Redistribution for Advanced 1-D Gridded Designs Zhi-Wen Lin and Yao-Wen Chang National Taiwan University.
Computational Approach for Adjudging Feasibility of Acceptable Disturbance Rejection Vinay Kariwala and Sigurd Skogestad Department of Chemical Engineering.
Exploring the Rogue Wave Phenomenon in 3D Power Distribution Networks Xiang Hu 1, Peng Du 2, Chung-Kuan Cheng 2 1 ECE Dept., 2 CSE Dept. University of.
Unified Adaptivity Optimization of Clock and Logic Signals Shiyan Hu and Jiang Hu Dept of Electrical and Computer Engineering Texas A&M University.
DAC, July 2006 Model Order Reduction of Linear Networks with Massive Ports via Frequency-Dependent Port Packing Peng Li and Weiping Shi Department of ECE.
11 Yibo Lin 1, Xiaoqing Xu 1, Bei Yu 2, Ross Baldick 1, David Z. Pan 1 1 ECE Department, University of Texas at Austin 2 CSE Department, Chinese University.
Data Driven Resource Allocation for Distributed Learning
On-Chip Power Network Optimization with Decoupling Capacitors and Controlled-ESRs Wanping Zhang1,2, Ling Zhang2, Amirali Shayan2, Wenjian Yu3, Xiang Hu2,
Non-additive Security Games
Spatio-temporal Pattern Queries
Yiyu Shi*, Jinjun Xiong+, Howard Chen+ and Lei He*
Yiyu Shi*, Wei Yao*, Jinjun Xiong+ and Lei He*
EE 201C Modeling of VLSI Circuits and Systems
Department of Computer Science and Technology
Presentation transcript:

Xuanxing Xiong and Jia Wang Electrical and Computer Engineering Illinois Institute of Technology Chicago, Illinois, United States November, 2011 Vectorless Verification of RLC Power Grids with Transient Current Constraints

Agenda Power Grid Verification Proposed Approach Experimental Results 2

Power Grid Verification Verify that the power supply noises are within certain acceptable range  Noises depend on the patterns of currents drawn General idea for power grid verification  First, specify currents  Second, compute noises Simulation-based verification  DC & Transient analysis  Need to simulate a large number of current vectors to cover usual use scenarios  No guarantee the worst noise (but not overpessimistic) can be found. 3

Vectorless Power Grid Verification Apply optimization to find a current vector that leads to the worst power supply noise [Kouroussis et al DAC’03] [Qian et al ISPD’04]  Objective: maximizing power supply noise  Constraints: feasible current set  all possible current vectors  No need to explicitly enumerate all possible current vectors Trade-off: accuracy of feasible current set and solution efficiency  Linear current constraints: linear programming Steady-state vectorless verification  For worst-case DC scenarios and provide bounds for RC powergrid.  Early works are limited to small problem sizes. But recent advances [Abdul Ghani et al DAC’09] [Xiong et al DAC’10, ICCAD’10] have improved solution efficiency drastically. 4

Transient Vectorless Verification Transient behaviors are more realistic  Steady-state verification could be overpessimistic. Power grid modeling  Inductances [Abdul Ghani et al ICCAD’06]  Capacitive couplings between VDD and GND networks [Avci et al ICCAD’10] Current modeling  Max delta constraints [Ferzli et al TCAD’10]  Current slope constraints [Du et al ISQED’10]  Current conservation constraints [Avci et al ICCAD’10]  Power constraints [Cheng et al ISPD’11] However, there is no constraint to restrict the transient behavior of individual current sources. 5

Our Contribution A framework for transient vectorless verification of RLC power grids  With both VDD & GND networks Propose transient constraints for current sources  To capture the fact that a gate/block will only draw current when it is switching Prove the transient vectorless verification problem can be decomposed into a transient power grid anlysis problem and an optimization problem  Be able to leverage research works on fast power grid simulation 6

Agenda Power Grid Verification Proposed Approach Experimental Results 7

Integrated RLC Power Grid 8

The System Equation Time domain  G: conductance  M/C: represent self-inductance/capactiance links  v(t): nodal voltage noises  I(t): current excitations Discretization with time step  t where 9 ^

Current Constraints [Kouroussis et al DAC’03] and [Avci et al ICCAD’10] Local Constraints Global Constraints Current Conservation Constraints 10

Our Transient Current Constraints N ts : number of time steps I T : nx1 upper bound vector Transient constraints may be extracted from the circuit by switching activity analysis, e.g. [Morgado et al ICSD’09] and [Morgado et al TODAES’09] 11

Our Problem Formulation For each node j  The formulation actually computes the worst noise at node j for all time slots k  t If the cumulative effects of voltage noises are of interests, e.g. similar to [Evmorfopoulos et al ICCAD’10], the objective function can be 12

Property of System Equation 13 There exists a unique series of nxn matrices S 1, S 2,... S k, S k+1,..., such that j th column of S k can be computed as S k is symmetric. So

Our Problem Decompostion 14 For each node j: Sub-problem I: transient analysis with current excitation e j to compute c j,k Sub-problem II: linear programming (LP) to compute worst-case voltage noises

Agenda Power Grid Verification Proposed Approach Experimental Results 15

Experimental Setup Implement the RLCVN in C++  Use PCG with a random-walk based preconditioner for transient analysis  Adopt MOSEK to solve the LP problems Randomly generate 6 RLC power grids with 4 metal layers, 1.2V VDD, and various constraints Time step = 10ps, number of time steps Nts =

A Simple Case Study 17 Left: no transient constraint, max voltage drop is 118.4mV. Right: I T = 200mA, max voltage drop at node j is 86.5mV.

Overestimation without Transient Constraints for a Random Node 18

Average Runtime per Node 19

Conclusion & Future Work The proposed transient constraints make the voltage noise predicitons more realistic. The proposed decomposition results in an effective method for transient vectorless verification. To handle even larger power grid verification problems, it is necessary to research more efficient algorithms to solve the LP problems for worst-case voltage noises. 20

Thanks! 21

Can be extended to verify the integral of voltage noise without any computational overhead Our RLCVN Algorithm 22