HBD electronics status All the ADC and XMIT boards are installed. –Top 3 crates are for the ADC, XMIT boards –Bottom crate is for test pulse boards/future.

Slides:



Advertisements
Similar presentations
6 Mar 2002Readout electronics1 Back to the drawing board Paul Dauncey Imperial College Outline: Real system New VFE chip A simple system Some questions.
Advertisements

LKr for the dry run (and not only…) R. Fantechi 23/5/2012.
CHL -2 Level 1 Trigger System Fully Pipelined Custom ElectronicsDigitization Drift Chamber Pre-amp The GlueX experiment will utilize fully pipelined front.
Alice EMCAL Meeting, July 2nd EMCAL global trigger status: STU design progress Olivier BOURRION LPSC, Grenoble.
RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.
July 10, 2008 PHENIX RPC review C.Y. Chi 1 RPC Front End Electronics On chamber discriminator  The strips  The CMS discriminator chips  The discriminator.
Jianchun (JC) Wang, 08/21/99 RICH Electronics and DAQ Chip Carrier Short Cable Transition Board Long Cable Data Board Crate J.C.Wang Syracuse University.
Jianchun Wang Syracuse University 10/16/99 CLEO Meeting Outline DAQ problems solved Recent results Status of DAQ Work to be done.
ACORDE FOR TPC TEST Status report. Top Modules Bottom Modules.
CFT Calibration Calibration Workshop Calibration Requirements Calibration Scheme Online Calibration databases.
LKr readout: present and future R. Fantechi 30/8/2012.
Takashi Matsushita Imperial College T. Matsushita 1 Tracker Status.
1 HBD Commissioning (II) Itzhak Tserruya HBD group meeting November 28, 2006 Progress from October 3 to November 28, 2006.
Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.
PHENIX upgrade DAQ Status/ HBD FEM experience (so far) The thoughts on the PHENIX DAQ upgrade –Slow download HBD test experience so far –GTM –FEM readout.
1 Online Calibration of Calorimeter Mrinmoy Bhattacharjee SUNY, Stony Brook Thanks to: D. Schamberger, L. Groer, U. Bassler, B. Olivier, M. Thioye Institutions:
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
Updated HBD FEM Diagram Clock Master Clock fanoutADC Optical out Backplane Crate GTM/Ethernet New Daughter card + DCM Test pulse.
1 VeLo L1 Read Out Guido Haefeli VeLo Comprehensive Review 27/28 January 2003.
STAR Collaboration Meeting, Nantes Alexandre A. P. Suaide Wayne State University Slide 1 EMC Commissioning for the run Review of last.
8/9/2000T.Matsumoto RICH Front End RICH FEE Overview PMT to FEE signal connection Trigger Tile Summation of Current RICH LVL-1 Trigger Module1,2 What is.
HBD FEE test result summary + production schedule 16mv test pulse result –5X attenuator + 20:1 resistor divider at input (to reduce the noise on the test.
E.Guschin (INR,Moscow) 17 July 2007 CALO commissioning group meeting CERN Status of PS/SPD LED system.
1 DAQ Update MEG Review Meeting, Feb. 17 th 2010.
L0 Technical Readiness Review-Electronics Installation Linda Bagby L0 Electronics Installation  System Electronics Overview u Low Voltage s Filter.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
1 07/10/07 Forward Vertex Detector Technical Design – Electronics DAQ Readout electronics split into two parts – Near the detector (ROC) – Compresses and.
1 October 2003Paul Dauncey1 Mechanics components will be complete by end of year To assemble ECAL, they need the VFE boards VFE boards require VFE chips.
Installation status Control Room PC farm room DetectorsEB Infrastructure 918 ECN3.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
1 Calorimeters LED control LHCb CALO meeting Anatoli Konoplyannikov /ITEP/ Status of the calorimeters LV power supply and ECS control Status of.
HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.
TPC electronics Status, Plans, Needs Marcus Larwill April
Laboratoire de l’Accélérateur Linéaire, Orsay, France and CERN Olivier Callot 18 March 2003 Online Data Format and Condition Database Proposed data format.
Nov 1, 2007 IEEE NSS & MIC 2007 by C. Y. Chi 1 A Faster Digitizer System for the Hadron Blind Detector in the PHENIX Experiment Cheng-Yi Chi Nevis Lab.
HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.
Plans to Test HBD Prototype in Run 6 Craig Woody BNL DC Meeting March 8, 2006.
PHENIX Safety Review Overview of the PHENIX Hadron Blind Detector Craig Woody BNL September 15, 2005.
HBD Report Craig Woody BNL DC Meeting January 7, 2009.
1 HBD Commissioning Itzhak Tserruya DC meeting, BNL December 13, 2006 Progress from October 3 to November 28, 2006.
SPD VFE installation and commissioning (status and plans) I.Summary of VFE installation II.Stand alone VFE test: noise & offset III.Stand alone test: LED.
Level-1 Trigger Commissioning Status A.Somov Jefferson Lab Collaboration Meeting, May 10, 2010.
Preparations to Install the HBD for Run 6 Craig Woody BNL PHENIX Weekly Meeting January 26, 2006.
CLAS12 Central Detector Meeting, Saclay, 3 Dec MVT Read-Out Architecture & MVT / SVT Integration Issues Irakli MANDJAVIDZE.
Evelyn Thomson Ohio State University Page 1 XFT Status CDF Trigger Workshop, 17 August 2000 l XFT Hardware status l XFT Integration tests at B0, including:
Electronics Status New DCM daughter card works. –Three cards has been assembled. –One daughter card has been send to Jamie yesterday by FedEx overnight.
Mai 31th 2011 Christophe Beigbeder PID meeting1 ETD meeting Test setup : Activities in Bari, Univ of Maryland and at Orsay Test setup : Activities in Bari,
DAQ 1000 Tonko Ljubicic, Mike LeVine, Bob Scheetz, John Hammond, Danny Padrazo, Fred Bieser, Jeff Landgraf.
TPC FEE status and more TUM Physics Department E18 I.Konorov.
Sumary of the LKr WG R. Fantechi 31/8/2012. SLM readout restart First goal – Test the same configuration as in 2010 (rack TS) – All old power supplies.
Calorimeter Task Force Workshop February 10, 2003 Leslie Groer, Columbia UniversityCalorimeter Software Status 1 Past Calorimeter Software Improvements.
E.Gushchin,S.Filippov(INR,Moscow) 16 April 2008Calo commissioning meeting CERN PS/SPD LED monitoring system status General status LED signal is used for.
SVD FADC Status Markus Friedl (HEPHY Vienna) Wetzlar SVD-PXD Meeting, 5 February 2013.
LKr status R. Fantechi.
Phase Camera hardware Nothing really new, only summarising status
Old ROD + new BOC design plans
Sergey Abrahamyan Yerevan Physics Institute APEX collaboration
Trigger issues for the CALICE beam test
RPC Front End Electronics
DCM II DCM function DCM II design ( conceptual ?)
DCM II DCM II system Status Chain test Schedule.
New DCM, FEMDCM DCM jobs DCM upgrade path
RPC Electronics Overall system diagram Current status At detector
Pierluigi Paolucci & Giovanni Polese
Digitally subtracted pulse between
TOF & BB FEE Safety Review
Cheng-Yi Chi Nevis Lab Physics Dept Columbia University
Beam Beam electronics Block diagram disc gated disc gate disc gated
Presentation transcript:

HBD electronics status All the ADC and XMIT boards are installed. –Top 3 crates are for the ADC, XMIT boards –Bottom crate is for test pulse boards/future trigger boards. Test pulse boards –1 installed, 6 more tested and ready to be installed. We need to have 6 boards installed. The HBD boards need to be readout through the new daughter card, FE3, in the DCM. –All daughter cards installed. –We can readout whole HBD detectors as a single partition.

Tasks need to done. Hardware side –Installed remaining test pulse boards and cable up all test pulse cables. Software side –Currently we only readout 8 ADC samples per channel, too many data words per packet. We need to readout 12 samples in the final system. We just increase “maximum data word allowed per packet” in the DCM software. Test will follow soon –We need data checking software Event, clock alignment checking etc. We probably has one bad DCM daughter card.. –Need to test if there were more bad daughter cards. »Fixed them together…

Tasks need to be done (cont.) Zero suppression code. –We have one version of zero suppression code existed. We should test this version before development a new one. Sample(n) – sample(m) > threshold –One sets “n” and “m” per fiber  we set the “n” and “m” for the whole detectors. –We can set threshold per channel. –If (sample(n) – sample(m) > threshold), we keep all data in that channel. –We need to do some work in the DCM controller/DSP software to try it out To test the zero suppression algorithm we will split one optical fiber through splitter. We read one fiber with zero suppression and the other one unsuppressed. We could set threshold at 2-3 sigma of the noise. Right now the data packet is about 2400 words. We need to bring the packet size below 200 words. Calibrate the preamp response.