1/12/2010 R. CIARANFI 1 NEW NINO BOARD FOR RICH OLD AND NEW LOGISTIC NEW BOARD DESCRIPTION NEW MODULARITY 32 CH NEW FORM FACTOR FRONT END AREA AND DAQ.

Slides:



Advertisements
Similar presentations
20/Oct./2000 CF IEEE NSS 2000 at Lyon,France 1 An MWPC Readout Chip for High Rate Environment Introduction ASIC Structure & Fabrication ASIC Evaluation.
Advertisements

The MAD chip: 4 channel preamplifier + discriminator.
M.PEGORARO Grounding Workshop 24th Jan 08 DT GROUNDING & SHIELDING Presented by A. BENVENUTI.
L. Greiner1HFT Hardware 09/23/2010 STAR Vertex-6 based PXL RDO board Design concept and items for discussion.
July 10, 2008 PHENIX RPC review C.Y. Chi 1 RPC Front End Electronics On chamber discriminator  The strips  The CMS discriminator chips  The discriminator.
CMS WeekDec 2002E. Hazen HF Electronics Status Report E. Hazen, J. Rohlf, E. Machado Boston University.
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
RPC Electronics Overall system diagram –At detector –Inside racks Current status –Discriminator board –TDC board –Remaining task.
Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.
Cabling and connectors for future LAV stations Mauro Raggi LAV working group CERN 26/10/2009.
A* candidate for the power supply Wiener MPOD-LV crate w/ remote control only (except for local on/off switch) Type “EC LV” Front or rear connections (reverse.
Mathieu Goffe EUDET JRA1 meeting, DESY Wednesday 30 January 2008 IPHC, 23 rue du Loess BP 28, 67037, Strasbourg Cedex 02, France.
Choosing the right preamplifier/discriminator comparing advantages and drawbacks : NL-277-L (Nanometrics), ASD-8 (Cern) and MAD4 (INFN Italy) Our favorite:
Huazhong Normal University (CCNU) Dong Wang.  Introduction to the Scalable Readout System  MRPC Readout Specification  Application of the SRS to CMB-MRPC.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
RICH 17 m Beam Pipe Mirrors Separate pions from muons
F.F. - 18/07/ User Guide of the Input Trigger Multiplexer unit with input signal rate counters.
RICH WG M.Lenti. Outlook Mirror Support Vidyo meeting on June 12, 20, 27 and on July 4 and 11 RICH WG meeting on august 27  Vessel status (see Ferdi’s.
Off Detector Electronics System [LNF-INFN] 1 Off Detector Electronics System Fan Unit ODEODE 1 ODEODE 2 ODEODE 3 ODEODE 4 ODEODE 5 ODEODE 6 ODEODE 7 ODEODE.
Readout electronics for the MUV detectors R. Fantechi 28/3/2012.
Anatoli Konoplyannikov Design and integration of HV, LED monitoring and calibration system for HCAL Overview of the subsystems design High voltage.
1 5 December 2012 Laurent Roy Infrastructure / Electronics Upgrade -Cabling (long distance) -Rack and Crate (space, electrical distribution, cooling) -Detector.
CaRIBOu Hardware Design and Status
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.
Global Trigger H. Bergauer, Ch. Deldicque, J. Erö, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H.
MSS2 HARDWARE ASSEMBLY  FROM LAURENT DERONT. FORMAT STANDARD 6U CRATE  1 ST BACKPLANE INTERFACE CONNECTOR DB37 (Front side) TO DIN (Back Side) 1.
Serial Data Link on Advanced TCA Back Plane M. Nomachi and S. Ajimura Osaka University, Japan CAMAC – FASTBUS – VME / Compact PCI What ’ s next?
A. Ranieri / RPC-CMS Pre-loaded profile Synchronization & Control Board (SCB) The RPC electronics will consist of the FE board plus the Synchronization.
Update on final LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
Towards a final design of LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
Costas Foudas, The Tracker Interface to TCS, The CMS Silicon Tracker FED Crates What goes in the FED Crates ? What do we do about the VME controller.
Front End Board (16 channels) Superlayer Cross Section Frontend Enclosure HV cap board HV cap Board Signals from chamber wires go to HV cap board to be.
FEC electronicsRD-51 mini week, CERN, Sept Towards the scalable readout system: FEC electronics for APV25, AFTER and Timepix J.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
Assumptions: Cockcroft-Walton photomultiplier bases are the same for all ECAL sections Digital to analog converters are installed on the distribution boards.
9/18/2003Safety Review Electronics Electronics design LV, HV power supply Fusing Heat.
PSI - 11 Feb Status of the electronic systems of the MEG Experiment.
Peter LICHARD CERN (NA62)1 NA62 Straw tracker electronics Study of different readout schemes Readout electronics frontend backend Plans.
LIGO-G9900XX-00-M LIGO II1 Why are we here and what are we trying to accomplish? The existing system of cross connects based on terminal blocks and discrete.
FEC features and an application exampleRD-51 WG5 meeting, CERN, Feb FEC: features and an application example J. Toledo Universidad.
ATLAS DCS ELMB PRR, March 4th 2002, H.J.Burckhart1 Embedded Local Monitor Board ELMB  Context  Aim  Requirements  Add-ons  Our aims of PRR.
New digital readout of HFRAMDON neutron counters Proposal Version 2.
Copyright  2005 by Oxford University Press, Inc. Computer Architecture Parhami1.
ECE 101 Exploring Electrical Engineering Chapter 7 Data Acquisition Herbert G. Mayer, PSU Status 11/30/2015 Derived with permission from PSU Prof. Phillip.
System Demonstrator: status & planning The system demonstrator starts as “vertical slice”: The vertical slice will grow to include all FTK functions, but.
Status of integration in USA15. Status of rack layout 20/03/2015FTK Italia - A. Lanza2 Rack Y A2 equipped with turbine cooling system and nominal.
1 Chamber Interfaces Adalberto Readout-, I2C-, HV-, LV-, Gas- and chamber support interface. Space issues.
The Slow Control System of the HADES RPC Wall Alejandro Gil on behalf of the HADES RPC group IFIC (Centro Mixto UV-CSIC) Valencia, 46071, Spain IEEE-RT2009.
Backplanes for Analog Modular Cameras EVO meeting. March 14 th,
TIMING DETECTOR ELECTRONICS FRONT END ELECTRONICS - NINO JOSE DA SILVA –CT-PPS TIMING ENGINEERING REVIEW /
2 March 2012Mauro Citterio - SVT Phone meeting1 Peripheral Electronics Some updates Mauro Citterio INFN Milano.
HF ROBOX PRR3 Apr 2003E. Hazen HF Front-End Electronics ● System Description – Overview – PMT Board, ROBOX, Patch Panel – Signal Cable, Front-end boards.
Front End. Charge pre-amp and detector Voltage regulator. TOP side. Detector linear voltage regulator BOTTOM side. Charge pre-amp.
FTK infrastructures and DCS 02/12/20101FTK Initial Design Review - A. Lanza  Crates  Single rack layout  Cabling  Rack placement  DSS  DCS.
CERN Giovanna Lehmann, Xavier Pons
Markus Friedl (HEPHY Vienna)
Calorimeter Mu2e Development electronics Front-end Review
on behalf of the AGH and UJ PANDA groups
ECAL Front-end development
NA62 RICH ELECTRONICS LOGISTIC Part 2 R. Ciaranfi 25/05/2011.
PMT cabling Gian Luca Raselli INFN Pavia
ALICE Muon Tracking Upgrade EDR Answers
EMC Electronics and Trigger Review and Trigger Plan
Front-end electronic system for large area photomultipliers readout
Overview of T1 detector T1 is composed by 2 arms
RPC Front End Electronics
RPC Electronics Overall system diagram Current status At detector
Digitally subtracted pulse between
Presentation transcript:

1/12/2010 R. CIARANFI 1 NEW NINO BOARD FOR RICH OLD AND NEW LOGISTIC NEW BOARD DESCRIPTION NEW MODULARITY 32 CH NEW FORM FACTOR FRONT END AREA AND DAQ AREA POWER REQUIREMENTS MULTIPLICITY PROGRAMMABILITY CONNECTOR LVDS JURA AND SALEVE SIDE SINGLE SIDE ARRANGMENT SINGLE CRATE ARRANGMENT SUMMARY

1/12/2010 R. CIARANFI 2 LOGISTIC 400 PMT FOR PLATE 40 CM MAX DISTANCE FROM PMT FREE SPACE IN FRONT CUSTOM ACCOMODATION FOR POWER,FRONT-END AND HV 1000 PMT FOR PLATE 1.5M MIN DISTANCE FROM PMT FREE SPACE IN RIGHT SIDE STANDARD RACK AND CRATE

1/12/2010 R. CIARANFI 3 NEW BOARD REAL VME 9U FORM FACTOR (1 WIDTH) 32 CH MODULARITY CERN CRATE POLICIES WIENER U 21 SLOTS UEP 6021 POWERSUPPLY ONLY CONN J1 USED FOR BOARD FRONT VIEW REAR VIEW FREE OPENINGS FOR CABLE REAR EXIT

1/12/2010 R. CIARANFI 4 BOARD DESCRIPTION “FEDAQ” 340 mm 360 mm CUSTOMIZABLE FRONT END (“FE”)AREA “DAQ” AREA 8CH NINO CHIP DC/DC CONVERTER 3.3 TO 2.5V I2C CAN 8CH NINO CHIP 8CH NINO CHIP 8CH NINO CHIP MIN. 120 mm MAX. 220 mm 32 LEMO COAX SIGNAL FROM PMT 32 CHANNEL FRONT-END AREA J1 VME CONNECTOR 32 CH VHDCI CONNECTOR TO TELL62 4CH MULTIPLICITY TO TELL62 CAN BUS CONNECTORS G

1/12/2010 R. CIARANFI 5 POWER VOLTAGE AND CURRENT REQUIREMENT ANALOG FRONT END (RICH VERSION) DAQ +3.3V1.1ADIGITAL +2.5V0.9A DERIVED FROM +3.3V +5V1.3A -5 V1.3A

1/12/2010 R. CIARANFI 6 MULTIPLICITY Each NINO chip has an “OR” output N N N N MULT. 4X2 CONN. BUFF 32 CH TELL62 INPUT CONNECTOR 8 BOARD MULTIPLICITY 4X2 DIFF OR OUTPUT LVDS I/O LEVEL

1/12/2010 R. CIARANFI 7 MULTIPLICITY CABLE 4 CH. MULT. OR OUT 8 FEDAQ BOARD REAR FEDAQ BOARD MULTIPLICITY CONNECTOR VHDCI 32 CH CONNECTOR 4 M LENGTH VME CRATE WITH 16 FEDAQ BOARD

1/12/2010 R. CIARANFI 8 REMOTE CONTROL VTH PROGRAMMING (THRESH) HYSTERESIS (BIASN7) STRETCH PULSE WIDTH(BIASN8) CERN SUGGEST USE OF CAN BUS AS A SLOW CONTROL INTERFACE On every board there is a CAN node that Control I2C serial DAC and manage board and channel addressing CAN BUS NODE uCONTROLLER 8 CH I2C 10b DAC OPT I/O CH1 CH4 DAISY CHAINED WITH OTHER BOARDS VTH STR HYS I2C BUS DAC DEVICE ON BOARD

1/12/2010 R. CIARANFI 9 DUAL SIDE LOGISTIC SIG HV 1.5m PMT cable WALL >1.5m HV cable RICH VESSEL TELL62 JURASALEVE

1/12/2010 R. CIARANFI 10 HV POWER SUPPLY SINGLE SIDE CRATES HV SIGNAL CRATE 16 NINOB+FE SINGLE WIDTH VME BOARD 512 CH 1024 CH TOTAL (PER SIDE) 512 CH TELL62 FEDAQ AND TELL62 IN THE SAME VME CRATE HV FILTER COULD BE IN THE SAME RACK OF FEDAQ/TELL62 HV POWER SUPPLY IN HV RACK HV FILTER

1/12/2010 R. CIARANFI 11 SINGLE CRATE FEDAQ + TELL62 FRONT VIEW TOP VIEW 16 BOARD REAR SIDE 32 CH LEMO00 16 VHDCI SCSI3 CONNECTOR TELL62 32 CH X 16 RG174 PMT SIGNAL VHDCI 32 CH CABLE MULTIPLICITY 32 CH CABLE 8 BOARD MULT. GROUP MANY CABLE (16 X2 )- NEED TO BE MECHANICALLY SUSTAINED

1/12/2010 R. CIARANFI 12 SINGLE CRATE FEDAQ JURA UNDER THE VESSEL 32 VHDCI 16 BOARD 16 X 2 VHDCI 32 CH 16 X 2 VHDCI 32 CH SALEVE MULTIPLICITY INTERCONNECTION 5 TELL62