Glenn R. Young, ORNL 12/13/2015 BNL Core Week Computing Meeting 1 Online & Calibration/Monitoring November 11, 1998 Calibration and Monitoring - Online.

Slides:



Advertisements
Similar presentations
Test Setup for PHOBOS Hybrid/Module Testing at MIT Pradeep Sarin 31 July 98.
Advertisements

Muon Tracking FEE R.E. Mischke Los Alamos 10 September, 1999 presentation to the PHENIX Muon Arm Technical Advisory Committee.
11/10/98Online Meeting Julia Velkovska Running and Monitoring the PHENIX Drift Chamber Julia Velkovska and Tom Hemmick.
Digital Filtering Performance in the ATLAS Level-1 Calorimeter Trigger David Hadley on behalf of the ATLAS Collaboration.
SKIROC New generation readout chip for ECAL M. Bouchel, J. Fleury, C. de La Taille, G. Martin-Chassard, L. Raux, IN2P3/LAL Orsay J. Lecoq, G. Bohner S.
TileCal Electronics A Status Report J. Pilcher 17-Sept-1998.
Checking the Acd hardware veto setting The hardware veto is generated in the front-end electronics Discriminator with coarse and fine settings Both are.
20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
July 10, 2008 PHENIX RPC review C.Y. Chi 1 RPC Front End Electronics On chamber discriminator  The strips  The CMS discriminator chips  The discriminator.
South Arm FEE Performance Prior to Au run, all FEMs installed and working. Currently, 157 of 168 FEMs read out useful data. = 93.5% operational FEM losses:
MICE CM Berkeley 9-12 Feb February 2005 Edda Gschwendtner 1 Control/Monitoring and DAQ for PIDs Edda Gschwendtner.
Veto Wall Test Hyupwoo Lee MINERvA/Jupiter Group Meeting July 18, 2007.
Octal ASD Certification Tests at Michigan J. Chapman, Tiesheng Dai, & Tuan Bui August 30, CERN.
1 HLT – a source of calibration data One of the main tasks of HLT (especially in the first years) –Monitoring of the detector performance –Analysing calibration.
J. Estrada - Fermilab1 AFEII in the test cryostat at DAB J. Estrada, C. Garcia, B. Hoeneisen, P. Rubinov First VLPC spectrum with the TriP chip Z measurement.
Jianchun Wang Syracuse University 10/16/99 CLEO Meeting Outline DAQ problems solved Recent results Status of DAQ Work to be done.
CFT Calibration Calibration Workshop Calibration Requirements Calibration Scheme Online Calibration databases.
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS et Université Paris-Sud 11), Orsay, France Olivier Callot 21 September 2005 Calorimeter Configuration.
Range Measurement Unit Messenger Mercury Laser Altimeter Basic Familiarization.
Oct, 2000CMS Tracker Electronics1 APV25s1 STATUS Testing started beginning September 1 wafer cut, others left for probing 10 chips mounted on test boards.
1 S. E. Tzamarias Hellenic Open University N eutrino E xtended S ubmarine T elescope with O ceanographic R esearch Readout Electronics DAQ & Calibration.
Reports from DESY Satoru Uozumi (Staying at DESY during Nov 11 – 25) Nov-21 GLDCAL Japan-Korea meeting.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
MR (7/7/05) T2K electronics Beam structure ~ 8 (9?) bunches / spill bunch width ~ 60 nsec bunch separation ~ 600 nsec spill duration ~ 5  sec Time between.

Mark Raymond /12/051 Trip-t & TFB Trip-t schematics signals and registers operation SiPM connection TFB block diagram functionality.
September 8-14, th Workshop on Electronics for LHC1 Channel Control ASIC for the CMS Hadron Calorimeter Front End Readout Module Ray Yarema, Alan.
ATLAS Liquid Argon Calorimeter Monitoring & Data Quality Jessica Levêque Centre de Physique des Particules de Marseille ATLAS Liquid Argon Calorimeter.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
“End station A setup” data analysis Josef Uher. Outline Introduction to setup and analysis Quartz bar start counter MA and MCP PMT in the prototype.
SL1Calo Input Signal-Handling Requirements Joint Calorimeter – L1 Trigger Workshop November 2008 Norman Gee.
1 The PHENIX Muon Identifier Front End Electronics Andrew Glenn (University of Tennessee), for the PHENIX collaboration Andrew Glenn 5/1/01 April APS Meeting.
1 BNL report ~ the history of Run7 start up ~ Yoshihide Nakamiya.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
Update on final LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
1 07/10/07 Forward Vertex Detector Technical Design – Electronics DAQ Readout electronics split into two parts – Near the detector (ROC) – Compresses and.
PMT gain check at Indiana University. Test setup inside dark box LED white paper PMT # JT0298 channel #2 (per HPK numbering) OTHER CHANNELS MASKED WITH.
All Experimenters MeetingDmitri Denisov Week of July 7 to July 15 Summary  Delivered luminosity and operating efficiency u Delivered: 1.4pb -1 u Recorded:
1 EMC Trigger Summery from RunII and discussion for RunIII H.Torii, Kyoto Univ. ERT Lvl-1 meeting.
7/28/2003DC/EC Review Aerogel Read out Electronics K. Ozawa, N. Kurihara, M. Inaba, H. Masui T. Sakaguchi, T. Matsumoto.
20 Out-panel Overview Crate-based (VME 9U) architecture. 4 crates for entire MUID system: –North Horizontal, North Vertical, South Horizontal, South Vertical.
Sensor testing and validation plans for Phase-1 and Ultimate IPHC_HFT 06/15/ LG1.
DOM Main PCB Testing Gerald Przybylski October 23, 2002 Lawrence Berkeley National Laboratory.
1 Calorimeters LED control LHCb CALO meeting Anatoli Konoplyannikov /ITEP/ Status of the calorimeters LV power supply and ECS control Status of.
5-9 June 2006Erika Garutti - CALOR CALICE scintillator HCAL commissioning experience and test beam program Erika Garutti On behalf of the CALICE.
STAR Analysis Meeting, BNL – oct 2002 Alexandre A. P. Suaide Wayne State University Slide 1 EMC update Status of EMC analysis –Calibration –Transverse.
Fumihiko Ukegawa University of Tsukuba, Japan 6th Joint Korea-Japan ScEcal Meeting September 3, 2010 Kobe University Photo-sensor studies.
Integration and commissioning of the Pile-Up VETO.
HBD Report Craig Woody BNL DC Meeting January 7, 2009.
Status of MAPMT FEE Electronics Boards Connector board – have 5 boards, 1 assembled Readout board (“MUX” board) – layout completed 12/2, but unfortunately.
Click to edit Master subtitle style Presented By Mythreyi Nethi HINP16C.
1 Chapter No. 17 Radiation Detection and Measurements, Glenn T. Knoll, Third edition (2000), John Willey. Measurement of Timing Properties.
S.MonteilPS COMMISSIONING1 MaPMT-VFE-FE ELECTRONICS COMMISSIONING AND MONITORING. OUTLINE 1)Ma-PMT TEST BENCHES MEASUREMENTS 2)VFE AND FE ELECTRONICS FEATURES.
VMM Update Front End ASIC for the ATLAS Muon Upgrade V. Polychronakos BNL RD51 - V. Polychronakos, BNL10/15/131.
A.Nianin1 EMCal FEM noise study Goals: develope a mechanism to compute and store cell-dependent pedestals for zero-suppression in DSP’s; study the noise.
Calibration algorithm and detector monitoring - TPC Marian Ivanov.
HCAL1 Status 2004 Oleg Gavrishchuk, JINR, Dubna 1. HCAL1 performance in 2004 General design High Voltage system LED monitoring 2. Stability in 2003 Led.
Siena, May A.Tonazzo –Performance of ATLAS MDT chambers /1 Performance of BIL tracking chambers for the ATLAS muon spectrometer A.Baroncelli,
Evelyn Thomson Ohio State University Page 1 XFT Status CDF Trigger Workshop, 17 August 2000 l XFT Hardware status l XFT Integration tests at B0, including:
DAQ and Trigger for HPS run Sergey Boyarinov JLAB July 11, Requirements and available test results 2. DAQ status 3. Trigger system status and upgrades.
 13 Readout Electronics A First Look 28-Jan-2004.
Feb C.Smith UVA EC energy calibration – g13 pass0 For pass0 data were cooked with CALDB calibration constants reset to nominal 10 channels / MeV.
Rainer Stamen, Norman Gee
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
PSD Front-End-Electronics A.Ivashkin, V.Marin (INR, Moscow)
HLT & Calibration.
A First Look J. Pilcher 12-Mar-2004
Commodity Flash ADC-FPGA Based Electronics for an
BESIII EMC electronics
RPC Front End Electronics
Presentation transcript:

Glenn R. Young, ORNL 12/13/2015 BNL Core Week Computing Meeting 1 Online & Calibration/Monitoring November 11, 1998 Calibration and Monitoring - Online Needs Glenn R. Young ORNL

Glenn R. Young, ORNL 12/13/2015 BNL Core Week Computing Meeting 2 Online & Calibration/Monitoring November 11, 1998 “Lies, Damned Lies, & Electronics” apologies to M. Twain

Glenn R. Young, ORNL 12/13/2015 BNL Core Week Computing Meeting 3 Online & Calibration/Monitoring November 11, 1998 Things You Need to Prepare Mappings »Where is channel #i on FEM #j in Sector #k? Calibrations »Energy equivalent per ADC count »Time equivalent per ADC count »Time-0 Monitoring »Gain variation »Channel health »Timescales (hourly, diurnal, “aging” in 10 years) All this “stuff” stores in a database

Glenn R. Young, ORNL 12/13/2015 BNL Core Week Computing Meeting 4 Online & Calibration/Monitoring November 11, 1998 Mappings Electrodes hooked to FEM cards Which FEM cards in each Sector For one FEM card: »Production serial number »Platform/Rack/Crate as applicable »Low Voltage supply »High Voltage supply (?) »Timing Fiber input »DCM Fiber output (“routing” FEM?) »Trigger Fiber output, if applicable »ARCnet node ID, subnet ID Bad Channel Maps Pulser Masking

Glenn R. Young, ORNL 12/13/2015 BNL Core Week Computing Meeting 5 Online & Calibration/Monitoring November 11, 1998 Calibration Gain Calibration »electrode/amplifier/digitizer »AMU or TMU cell »DAC-to-energy/time »Thresholds in useful units (mips) »Trigger connection, thresholds Time Calibration »See above, plus stepping of timing markers »sampling times, (bandwidth limiters) Digitizer INL, DNL »How wide is a given channel in MeV or ns? Plateau, Efficiency Determination Trigger Settings »Thresholds, cut limits »Road widths »Multiplicities

Glenn R. Young, ORNL 12/13/2015 BNL Core Week Computing Meeting 6 Online & Calibration/Monitoring November 11, 1998 Monitoring Pedestal centroids, RMS values Gain drifts Time-zero drifts Channel health Efficiency changes Resolution variations

Glenn R. Young, ORNL 12/13/2015 BNL Core Week Computing Meeting 7 Online & Calibration/Monitoring November 11, 1998 A Partial Example - EMCal Basic idea is familiar »configure everything »fire some signal input »tell the trigger to take this event »write a lot of stuff into databases »change some variable(s) »repeat N times »analyze the results, decide what you did wrong, repeat until correct....

Glenn R. Young, ORNL 12/13/2015 BNL Core Week Computing Meeting 8 Online & Calibration/Monitoring November 11, 1998 What is Available to Work With? PbSc: laser, PMT-side LED PbGl: 3 LED types on front Maskable calibration pulser - energy Maskable calibration pulser - timing Analog mux (geeks only) Various mask registers

Glenn R. Young, ORNL 12/13/2015 BNL Core Week Computing Meeting 9 Online & Calibration/Monitoring November 11, 1998 What is to be Determined? R U There? Pedestal centroid and rms values Energy calibration »Light-injection as long-term reference »Cosmic rays (or beam muons) for scale Relative gain calibration: x1 vs. x16 Timing channel calibrations AMU Cell-Dependences, if any Timing discriminator threshold Cosmic muon, trigger thresholds Relative timing to RHIC clock

Glenn R. Young, ORNL 12/13/2015 BNL Core Week Computing Meeting 10 Online & Calibration/Monitoring November 11, 1998 What has to be Setup, Downloaded? LV, HV assumed “on”, within limits ARCnet has to be awake (else kaputt) FPGAs downloaded Glink Rx (timing) locked Glink Tx (data, trigger) locked Serial downloads performed »AMU Cell offsets chosen, ADC setup »Variable Gain Amp: gain and bandwidth limit »Discriminator DAC settings, TAC Range »Pulser DAC settings »Trigger threshold DAC settings »Channel masks set (pulser, hook-to-trigger) »Any “enable” bits »Mux-select, if scope-probing today »Any board-ID that is configurable Programmable Pulse Generator Setup

Glenn R. Young, ORNL 12/13/2015 BNL Core Week Computing Meeting 11 Online & Calibration/Monitoring November 11, 1998 Choose Independent Variable, Reps HV? DAC value? Channel mask? External light/charge source? Pick a number of repetitions »(perhaps nest loops?) Decide what, if anything, goes into your “User Words” written to DCM

Glenn R. Young, ORNL 12/13/2015 BNL Core Week Computing Meeting 12 Online & Calibration/Monitoring November 11, 1998 Set Up The Scheduler “Scheduler” - a Granule Timing Module function You have three sets of Mode Bits »FEM Mode Bits –initialize, run, fire on-board pulser »LVL-1 Mode Bits –tell LVL-1 to force an accept of correct crossing –tell LVL-2 not to reject this event in ATPs »PPG Mode bits –fire external stimuli at chosen time delay –light injected into PbSc, PbGl, RICH, TOF, BB –charge injected into MuTR anode wires You have to Time-(mis)Align the Mode Bits »when you fire the laser and/or pulser »when you fire the LVL-1 trigger »when you reset charge-integrators »how long these things last (if >1 tick) Note: PPG has time-vernier for its outputs

Glenn R. Young, ORNL 12/13/2015 BNL Core Week Computing Meeting 13 Online & Calibration/Monitoring November 11, 1998 Run Control Now things are prepared Take N events End Run (?) Change HV or DAC or laser or... Re-initialize, if needed »e.g. re-load of serial strings likely »re-load of FPGA if parameters stored there »very likely need to re-start Scheduler

Glenn R. Young, ORNL 12/13/2015 BNL Core Week Computing Meeting 14 Online & Calibration/Monitoring November 11, 1998 Some Proceedures I’d Like to Have Method to step thru N High Voltages »“equally spaced” »pick start HV, step size, number of shots »take data, extract centroids and RMS values »store in “spreadsheet” –index by channel #, HV value, signal source/value »fit peak position vs. HV, extract gain coefficients, put those in database »choose future HV settings using this info Method to step thru N DAC settings Method to step thru N t0 settings Method to step thru N channel masks Method to step thru N pulser settings Method to step thru all LVL-1 Mux-n-Mask settings

Glenn R. Young, ORNL 12/13/2015 BNL Core Week Computing Meeting 15 Online & Calibration/Monitoring November 11, 1998 More Proceedures I’d Like to Have Method to slew HV for plateau, efficiency determination Method to use HV vs. gain info »select HV, download it »fire (properly configured) pulser N times »check centroids and RMS values »tweak “near-outlying” channels »report misbehaving channels »blacklist dead channels Method to check trigger uniformity Method to check trigger response »set up pattern of pulse-heights/# strips/fired roads »used Forced Accept to take event, no matter what LVL-1 decision is »compare expected to actual behavior »adjust LVL-1 cuts if needs be »fix an errors found, e.g. in road indices

Glenn R. Young, ORNL 12/13/2015 BNL Core Week Computing Meeting 16 Online & Calibration/Monitoring November 11, 1998 Some Tools Needed Ability to pull raw data “all the way up” to analysis workstations »DCM in pass-thru mode »You can pad bits, add header/trailer, but DO NOT mess with the FEM’s basic payload Histogramming, peak fitting »Running sums, means, rms? Much of “tuneup” can »write to disk,analyze, examine, tune parameters »discard “last data” and re-start/repeat Store and query in “database” »“Best”place to store pedestals may be (only?) in DCM memory Over-ride of LVL-1 decision (Forced Accept) Way to move events by 1-few “ticks” in Scheduler Write/Readback/Compare/Alarm-on-Non-Match of Serial via ARCnet