Sogang University Advanced Computing System Chap 2. Processor Technology Hyuk-Jun Lee, PhD Dept. of Computer Science and Engineering Sogang University.

Slides:



Advertisements
Similar presentations
Machine cycle.
Advertisements

More Intel machine language and one more look at other architectures.
Execution Cycle. Outline (Brief) Review of MIPS Microarchitecture Execution Cycle Pipelining Big vs. Little Endian-ness CPU Execution Time 1 IF ID EX.
PipelineCSCE430/830 Pipeline: Introduction CSCE430/830 Computer Architecture Lecturer: Prof. Hong Jiang Courtesy of Prof. Yifeng Zhu, U of Maine Fall,
Lecture 4: CPU Performance
Final Project : Pipelined Microprocessor Joseph Kim.
COMP25212 Further Pipeline Issues. Cray 1 COMP25212 Designed in 1976 Cost $8,800,000 8MB Main Memory Max performance 160 MFLOPS Weight 5.5 Tons Power.
Superscalar processors Review. Dependence graph S1S2 Nodes: instructions Edges: ordered relations among the instructions Any ordering-based transformation.
Lecture Objectives: 1)Define pipelining 2)Calculate the speedup achieved by pipelining for a given number of instructions. 3)Define how pipelining improves.
CMPT 334 Computer Organization
Fall EE 333 Lillevik 333f06-l20 University of Portland School of Engineering Computer Organization Lecture 20 Pipelining: “bucket brigade” MIPS.
Pipelined Datapath and Control (Lecture #13) ECE 445 – Computer Organization The slides included herein were taken from the materials accompanying Computer.
©UCB CS 162 Computer Architecture Lecture 1 Instructor: L.N. Bhuyan
CSCE 212 Quiz 9 – 3/30/11 1.What is the clock cycle time based on for single-cycle and for pipelining? 2.What two actions can be done to resolve data hazards?
Chapter 12 CPU Structure and Function. Example Register Organizations.
Computer ArchitectureFall 2007 © October 31, CS-447– Computer Architecture M,W 10-11:20am Lecture 17 Review.
Chapter One Introduction to Pipelined Processors.
Basic Microcomputer Design. Inside the CPU Registers – storage locations Control Unit (CU) – coordinates the sequencing of steps involved in executing.
Sogang University Advanced Computing System Chap 1. Computer Architecture Hyuk-Jun Lee, PhD Dept. of Computer Science and Engineering Sogang University.
CSC 4250 Computer Architectures September 15, 2006 Appendix A. Pipelining.
Lecture 8: Processors, Introduction EEN 312: Processors: Hardware, Software, and Interfacing Department of Electrical and Computer Engineering Spring 2014,
Lecture 14: Processors CS 2011 Fall 2014, Dr. Rozier.
Computer Organization and Architecture Tutorial 1 Kenneth Lee.
Pipeline Computer Organization II 1 Pipelining Analogy Pipelined laundry: overlapping execution – Parallelism improves performance Four loads: – Speedup.
Computer Organization CS224 Fall 2012 Lesson 28. Pipelining Analogy  Pipelined laundry: overlapping execution l Parallelism improves performance §4.5.
Morgan Kaufmann Publishers
Chapter 4 CSF 2009 The processor: Pipelining. Performance Issues Longest delay determines clock period – Critical path: load instruction – Instruction.
Comp Sci pipelining 1 Ch. 13 Pipelining. Comp Sci pipelining 2 Pipelining.
Chapter 4 The Processor. Chapter 4 — The Processor — 2 Introduction We will examine two MIPS implementations A simplified version A more realistic pipelined.
Chapter 4 The Processor CprE 381 Computer Organization and Assembly Level Programming, Fall 2012 Revised from original slides provided by MKP.
Analogy: Gotta Do Laundry
1 Pipelining Part I CS What is Pipelining? Like an Automobile Assembly Line for Instructions –Each step does a little job of processing the instruction.
E X C E E D I N G E X P E C T A T I O N S VLIW-RISC CSIS Parallel Architectures and Algorithms Dr. Hoganson Kennesaw State University Instruction.
Pipelining Example Laundry Example: Three Stages
11 Pipelining Kosarev Nikolay MIPT Oct, Pipelining Implementation technique whereby multiple instructions are overlapped in execution Each pipeline.
10/11: Lecture Topics Execution cycle Introduction to pipelining
Introduction to Computer Organization Pipelining.
Lecture 9. MIPS Processor Design – Pipelined Processor Design #1 Prof. Taeweon Suh Computer Science Education Korea University 2010 R&E Computer System.
RISC / CISC Architecture by Derek Ng. Overview CISC Architecture RISC Architecture  Pipelining RISC vs CISC.
Central Processing Unit Decode Cycle. Central Processing Unit Current Instruction Register (CIR) I1 The fetch cycle has transferred an instruction from.
CS203 – Advanced Computer Architecture Pipelining Review.
Pipelines An overview of pipelining
A Closer Look at Instruction Set Architectures
Morgan Kaufmann Publishers
Performance of Single-cycle Design
Pipelining.
Morgan Kaufmann Publishers The Processor
Single Clock Datapath With Control
Pipeline Implementation (4.6)
CDA 3101 Spring 2016 Introduction to Computer Organization
The fetch-execute cycle
Processor Pipelining Yasser Mohammad.
Pipelining.
Superscalar Pipelines Part 2
Serial versus Pipelined Execution
Computer Architecture
Systems Architecture II
Pipelining Chapter 6.
The Little Man Computer
Single Cycle vs. Multiple Cycle
Data Dependence Distances
PIPELINING Santosh Lakkaraju CS 147 Dr. Lee.
8086 processor.
Pipelining: Basic Concepts
CS 286 Computer Architecture & Organization
Morgan Kaufmann Publishers The Processor
The University of Adelaide, School of Computer Science
Figure 7-1: Non-Pipelined Instruction Execution vs. 2-stage Pipeline
A relevant question Assuming you’ve got: One washer (takes 30 minutes)
Pipelining.
Presentation transcript:

Sogang University Advanced Computing System Chap 2. Processor Technology Hyuk-Jun Lee, PhD Dept. of Computer Science and Engineering Sogang University Seoul, Korea

Sogang University Contents Single cycle processr Pipelined processor Deeply pipelined processor Wide or superscalar processor Out-of-order execution processor

Sogang University Why do we study different processor types?  Different processor architectures provide different performance and power consumption for given applications.  High performance processor with high clock frequency consumes more power than low performance processor for the same performance. Performance and power of big and little processor for web page loading [Zhu et al, HPCA ‘13]

Sogang University 4 Picture of processor  Area is translated into cost and performance  There is a trade-off between cost and performance

Sogang University 5 Single cycle processor design

Sogang University Pipelining Analogy Pipelined laundry: overlapping execution – Parallelism improves performance Four loads: Speedup = 8/3.5 = 2.3 Non-stop: Speedup = 2n/0.5n ≈ 4 = number of stages

Sogang University MIPS Pipeline Five stages, one step per stage 1.IF: Instruction fetch from memory 2.ID: Instruction decode & register read 3.EX: Execute operation or calculate address 4.MEM: Access memory operand 5.WB: Write result back to register

Sogang University 8 Pipelined processor design

Sogang University 9 Processor performance

Sogang University 10 5 stage pipelined processors

Sogang University 11 Improving the 5-stage pipeline performance

Sogang University 12 Deeper pipelines

Sogang University 13 Deeper pipeline review

Sogang University 14 Wide or superscalar pipelines

Sogang University 15 Superscalar pipelines review

Sogang University 16 Diversified pipelines

Sogang University 17 Modern superscalar out-of-order processor

Sogang University 18 Memory Hierarchy in Modern Processors

Sogang University 19 Challenges for Superscalar Processors