Bart Hommels (for Matthew Wing)101-09-2008 EUDET ext. steering board JRA3 DAQ System DAQ System Availability updates: – DIF: Detector Interface – LDA:

Slides:



Advertisements
Similar presentations
Clock and Control Status Matt Warren, on behalf of Martin Postranecky.
Advertisements

XFEL Meeting, RAL 20 January 2011 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing XFEL 2D Pixel Clock and Control System.
Bart Hommels for the CALICE-UK groups Data acquisition systems for future calorimetry at the International Linear Collider Introduction DAQ.
HEP UCL Cambridge University Imperial College London University of Manchester Royal Holloway, University of London University College London Matthew Warren,
New Corporate Identity Poster Design Department of Physics and Astronomy, University College London Erdem Motuk, Martin Postranecky, Matthew Warren, Matthew.
Maurice Goodrick & Bart Hommels, University of Cambridge ECAL DIF: Issues & Solutions Readout Architecture.
Vincent Boudry Franck Gastaldi Antoine Matthieu David Decotigny CALICE meeting 19 feb Kyungpook Nat'l U., Daegu, Korea Status of the Data Concentrator.
11 May 2007UK DAQ Status1 Status of UK Work on FE and Off-Detector DAQ Paul Dauncey For the CALICE-UK DAQ groups: Cambridge, Manchester, Royal Holloway,
1 Overview of DAQ system DAQ PC LDA ODR Detector Unit DIF CCC Detector Unit DIF Detector Unit DIF Detector Unit DIF Storage Control PC (DOOCS) DAQ PC ODR.
David Bailey Manchester. Summary of Current Activities UK Involvement DAQ for SiW ECAL (and beyond) “Generic” solution using fast serial links STFC (CALICE-UK)
DOOCS framework for CALICE DAQ software Valeria Bartsch, Tao Wu UCLRHUL.
® The Bluetooth Architecture APIs, L2CAP, Link Management, Baseband, and the Radio.
- Software block schemes & diagrams - Communications protocols & data format - Conclusions EUSO-BALLOON DESIGN REVIEW, , CNES TOULOUSE F. S.
Update on the Data Acquisition System development in the UK Valeria Bartsch, on behalf of CALICE-UK Collaboration.
CALICE – 12/07/07 – Rémi CORNAT (LPC) 1 ASU and standalone test setup for ECAL MAIA BEE project Overview DAQ dedicated Sensor test In situ debug and maintenance.
DOOCS DAQ software for the EUDET prototype Valeria Bartsch (UCL) Andrzej Misiejuk (RHUL) Tao Wu (RHUL)
Bart Hommels for the UK-DAQ group Status of DIF, DAQ for SiW Ecal DIF status LDA status DAQ (ODR & software) status CALICE / EUDET DAQ – DESY.
Development of the DAQ software for the technical prototype: Status & Outlook Valeria Bartsch UCL.
HEP UCL Cambridge University Imperial College London University of Manchester Royal Holloway, University of London University College London Matthew Warren,
Data Acquisition Systems for Future Calorimetry at the International Linear Collider Matt Warren, on behalf of CALICE-UK Collaboration.
Engineering & Instrumentation Department, ESDG, Rob Halsall, 24th February 2005CFI/Confidential CFI - Opto DAQ - Status 24th February 2005.
Maurice Goodrick, Bart Hommels 1 CALICE-UK WP2.2 Slab Data Paths Plan: – emulate multiple VFE chips on long PCBs – study the transmission behaviour.
OPTO Link using Altera Stratix GX transceiver Jerzy Zieliński PERG group Warsaw.
Tuesday September Cambridge1 GDCC “next replacement of the LDA” Franck GASTALDI.
Future DAQ Directions David Bailey for the CALICE DAQ Group.
David Cussans, AIDA/CALICE DAQ Palaiseau, 10 Nov 2011 Trigger/Timing Logic Unit (TLU) for AIDA Beam-Test.
CALICE: status of a data acquisition system for the ILC calorimeters Valeria Bartsch, on behalf of CALICE-UK Collaboration.
SRS DIGITAL C-CARD. TEST AND APPLICATIONS Mihai Cuciuc.
AHCAL – DIF Interface EUDET annual meeting – Paris Oct M. Reinecke.
Bart Hommels Univeristy of Cambridge EUDET Annual Meeting, Ecole Polytechnique, Paris JRA3: DAQ Overview Objectives System Overview Status of.
JRA3 DAQ Overview Matt Warren, on behalf of EUDET JRA3 DAQ Groups. Please see the following talks from the JRA3 Parallel Session for more detail: DAQ and.
David Bailey University of Manchester. Overview Aim to develop a generic system –Maximise use of off-the-shelf commercial components Reduce as far as.
Gueorgui ANTCHEVPrague 3-7 September The TOTEM Front End Driver, its Components and Applications in the TOTEM Experiment G. Antchev a, b, P. Aspell.
HEP UCL Cambridge University Imperial College London University of Manchester Royal Holloway, University of London University College London Matthew Warren,
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
J. Prast, G. Vouters, Arlington, March 2010 DHCAL DIF Status Julie Prast, Guillaume Vouters 1. Future CCC Use in DHCAL Setup 2. Calice DAQ Firmware Implementation.
Detector Interface (DIF) Status CALICE meeting – DESYDec Mathias Reinecke.
11-13th Sept 2007 Calice 1 LDA Protoype Board A Xilinx Spartan board. Will be the basis of a prototype LDA using additional IO boards to interface.
1 07/10/07 Forward Vertex Detector Technical Design – Electronics DAQ Readout electronics split into two parts – Near the detector (ROC) – Compresses and.
Guido Haefeli CHIPP Workshop on Detector R&D Geneva, June 2008 R&D at LPHE/EPFL: SiPM and DAQ electronics.
DEPARTEMENT DE PHYSIQUE NUCLEAIRE ET CORPUSCULAIRE JRA1 - Data Acquisition Status Report Daniel Haas DPNC Genève Extended SC Meeting 1 Sep 2008.
Monday December DESY1 GDCC news Franck GASTALDI.
Mathias Reinecke CALICE week Manchester DIF development – Status and Common Approach Mathias Reinecke for the CALICE DAQ and Front-End developers.
Maurice Goodrick, Bart Hommels EUDET Annual Meeting, Ecole Polytechnique, Paris EUDET DAQ and DIF DAQ overview DIF requirements and functionality.
Update on the project - selected topics - Valeria Bartsch, Martin Postranecky, Matthew Warren, Matthew Wing University College London CALICE a calorimeter.
Status & development of the software for CALICE-DAQ Tao Wu On behalf of UK Collaboration.
Marc Kelly, Maurice Goodrick, Bart Hommels CALICE / EUDET DAQ – DESY CALICE (ECAL) / EUDET DAQ: DIF and LDA Status.
1 On- and near-detector DAQ work for the EUDET calorimeters Valeria Bartsch, on behalf of CALICE-UK Collaboration.
Julie Prast, Calice Electronics Meeting at LAL, June 2008 Status of the DHCAL DIF Detector InterFace Board Sébastien Cap, Julie Prast, Guillaume Vouters.
ATLU for AIDA High Rate Synchronous as well as Asynchronous 21/11/2013 David Cussans, AIDA WP9.3, DESY 1.
ECFA Workshop, Warsaw, June G. Eckerlin Data Acquisition for the ILD G. Eckerlin ILD Meeting ILC ECFA Workshop, Warsaw, June 11 th 2008 DAQ Concept.
Maurice Goodrick, Bart Hommels CALICE-UK Meeting, Cambridge CALICE DAQ Developments DAQ overview DIF functionality and implementation EUDET.
Mathias Reinecke CALICE week - Manchester Electronics Integration - Status Mathias Reinecke for the AHCAL developers.
1 Update on the project - selected topics - Valeria Bartsch, Martin Postranecky, Matthew Warren, Matthew Wing University College London.
AHCAL Electronics. Status of Integration Mathias Reinecke for the DESY AHCAL developers AHCAL main and analysis meeting Hamburg, July 16th and 17th, 2009.
Bart Hommels for the DIF WG Electronics/DAQ for EUDET, DESY DIF status AHCAL, DHCAL, ECAL DIF prototypes Ongoing developments & plans.
News from the 1m 2 GRPC SDHCAL collection of slides from : Ch.Combaret, I.L, H.Mathez, J.Prast, N.Seguin, W.Tromeur, G.Vouters and many others.
CHEP 2010, October 2010, Taipei, Taiwan 1 18 th International Conference on Computing in High Energy and Nuclear Physics This research project has.
Maurice Goodrick, Bart Hommels CALICE DAQ, UCL DIF & intermediate board Intermediate board: Power distribution (& pulsing?!)‏ Clock fanout Level.
DIF – LDA Command Interface
CALICE DAQ Developments
Status of the ODR and System Integration 31 March 2009 Matt Warren Valeria Bartsch, Veronique Boisvert, Maurice Goodrick, Barry Green, Bart Hommels,
Status of the Data Concentrator Card and the rest of the DAQ
C. de La Taille IN2P3/LAL Orsay
Valeria Bartsch UCL David Decotigny LLR Tao Wu RHUL
CALICE/EUDET Electronics in 2007
State of developments on Readout interface of European DHCAL
Clock & Control Timing and Link 29 July 2008 Matt Warren Maurice Goodrick, Bart Hommels, Marc Kelly, ABSTRACT: A data acquisition system is described.
New DCM, FEMDCM DCM jobs DCM upgrade path
Clock & Control Timing and Link 29 July 2008 Matt Warren Maurice Goodrick, Bart Hommels, Marc Kelly, ABSTRACT: A data acquisition system is described.
Presentation transcript:

Bart Hommels (for Matthew Wing) EUDET ext. steering board JRA3 DAQ System DAQ System Availability updates: – DIF: Detector Interface – LDA: Link Data Aggregator – C+C: Clock & Control – ODR: Off-Detector Receiver – DAQ Software JRA3 DAQ Summary – System tests and delivery

Bart Hommels (for Matthew Wing) EUDET ext. steering board DAQ System & availability: From presentation (M. Wing) 14/07: Month 33 (Sep/08): “DAQ system prototype available” –Multiples of each component, complete chain moving data Connecting all components puts particular emphasis on the interconnects and protocols

Bart Hommels (for Matthew Wing) EUDET ext. steering board DAQ System: links Link types used in ECAL DAQ: 1.DIF  LDA synchronous, serial link with additional asynchronous pairs. 8B/10B encoded data runs at N*machine clk: frequency MHz HDMI cabling and connectors 2.LDA  ODR Gigabit Ethernet (and TLK2501) serial protocol SFP cage connector supports optical fibre 3.C+C  LDA Compatible with LDA  DIF interface C+C & DIF capable of stand-alone operation

Bart Hommels (for Matthew Wing) EUDET ext. steering board DIF, and LDA link status pseudo-LDA sends CLK & 8B/10B 100MHz over AC- coupled LVDS on HDMI cables DIF pseudo-LDA HDMI cable AC-coupling adapter 2 DIFs produced, parts available for 10 more. DIF hardware is (at least partly) functional data loopback in firmware seems OK: stable transmission M. Goodrick B. Hommels (Cambridge)

Bart Hommels (for Matthew Wing) EUDET ext. steering board DIF  LDA link protocol DIF  LDA protocol layer: Draft definitions for data formats under way Commands & Block transfers: –Block transfer packet size –Pre-defined sequences for commands (NB bit flips!) –Data integrity checks: parity & CRC ‘User-guide’ style writeup to be made DIF: component hardware is available now. Next steps:  Write firmware for DIF data generation  implement minimal set of DIF commands in firmware for DAQ test  Extend firmware towards full DAQ functionality

Bart Hommels (for Matthew Wing) EUDET ext. steering board LDA status: interfaces Gigabit Ethernet interface: –hardware in place –Xilinx donated specific firmware IP to the project LDA  DIF interface: –misunderstanding with manufacturer: links are DC coupled, 2 (of 10) not working yet –some FPGA I/O pins not connected –re-issuing of the board takes another few weeks M. Kelly (Manchester)

Bart Hommels (for Matthew Wing) EUDET ext. steering board LDA status: firmware Good firmware progress, despite the yet incomplete hardware Gbit Eth & DIF interfaces have priority over TLK2501 and USB details regarding DAQ buffer size, packet format & data handling to be addressed LDA: component on track to become available in September – awaiting re-spin of commercial dev. board

Bart Hommels (for Matthew Wing) EUDET ext. steering board C+C status Design ready for ordering 2 initial prototypes Production lot of ~10 to follow later Detailed specification to be made available Implement basic functionality first, extend towards more sophisticated functionality later C+C: 2 prototypes of the component are being procured: expected to become available in September

Bart Hommels (for Matthew Wing) EUDET ext. steering board ODR firmware status Firmware is in place Performance is sound –minor optimisation still ongoing Software drivers are integrated part of ODR development: seem to be working fine Main task is now integration into DAQ software framework A. Misiejuk B. Green (RHUL) M. Warren (UCL) ODR: component is available.

Bart Hommels (for Matthew Wing) EUDET ext. steering board ODR and DAQ software integration A. Misiejuk, T. Wu (RHUL) V. Bartsch (UCL) DOOCS framework successfully used to establish communication with ODR Capable of message passing through ODR towards LDA GUI available for ODR controls Can run ODR tests and plot data rates System well understood Work to be done to integrate entire DAQ into framework

Bart Hommels (for Matthew Wing) EUDET ext. steering board JRA3 DAQ Summary DAQ system prototype availability : –Most (prototype) components on track to become available this month –Effort concentrating on firmware and software for fully integrated system test DAQ system test – by EUDET meeting in Amsterdam (October): –Full system test: Test Slab, DIF, LDA, C+C, ODR and DAQ software –Passing data through entire chain –Provide more documentation on components Steps to completion: –Multiple partial system tests: integration of various components –Provide minimum functionality, extend where possible Summary: –EUDET programme is our essential work –JRA3 Calorimeter DAQ reasonably on target