Scattering Rates for Confined Carriers Dragica Vasileska Professor Arizona State University.

Slides:



Advertisements
Similar presentations
by Alexander Glavtchev
Advertisements

6.1 Transistor Operation 6.2 The Junction FET
Electron-Electron Interactions
UTA Noise and Reliability Laboratory 1 Noise Modeling at Quantum Level for Multi- Stack Gate Dielectric MOSFETs. Zeynep Çelik-Butler Industrial Liaisons:
Multisubband Monte Carlo simulations for p-MOSFETs David Esseni DIEGM, University of Udine (Italy) Many thanks to: M.De Michielis, P.Palestri, L.Lucci,
Nanostructures Research Group Center for Solid State Electronics Research Quantum corrected full-band Cellular Monte Carlo simulation of AlGaN/GaN HEMTs.
Simulations of sub-100nm strained Si MOSFETs with high- gate stacks
Comparison of Non-Equilibrium Green’s Function and Quantum-Corrected Monte Carlo Approaches in Nano MOS Simulation H. Tsuchiya A. Svizhenko M. P. Anantram.
International Workshop of Computational Electronics Purdue University, 26 th of October 2004 Treatment of Point Defects in Nanowire MOSFETs Using the Nonequilibrium.
Computational Electronics Generalized Monte Carlo Tool for Investigating Low-Field and High Field Properties of Materials Using Non-parabolic Band Structure.
PN Junction: Physical and Mathematical Description of Operation Dragica Vasileska Professor Arizona State University PN Junctions – General Considerations.
Lecture 15 OUTLINE MOSFET structure & operation (qualitative)
MOS-AK ESSCIRC Leuven (Belgium) On the Analysis of Parasitic Quantum Effects in Classical MOS Circuits Frank Felgenhauer, Simon Fabel, Wolfgang.
© 2010 Eric Pop, UIUCECE 598EP: Hot Chips Conductance Quantization One-dimensional ballistic/coherent transport Landauer theory The role of contacts Quantum.
1 Interface roughness scattering in ultra-thin GaN channels in N-polar enhancement-mode GaN MISFETs Uttam Singisetti*, Man Hoi Wong, Jim Speck, and Umesh.
Noise and Random Telegraph Signals in Nanoelectronic Devices Zeynep Çelik-Butler Electrical Engineering Department University of Texas at Arlington Arlington,
Lecture 19 OUTLINE The MOSFET: Structure and operation
© 2012 Eric Pop, UIUCECE 340: Semiconductor Electronics ECE 340 Lecture 35 MOS Field-Effect Transistor (MOSFET) The MOSFET is an MOS capacitor with Source/Drain.
ECE 342 Electronic Circuits 2. MOS Transistors
Computational Solid State Physics 計算物性学特論 第9回 9. Transport properties I: Diffusive transport.
Norhayati Soin 06 KEEE 4426 WEEK 7/1 6/02/2006 CHAPTER 2 WEEK 7 CHAPTER 2 MOSFETS I-V CHARACTERISTICS CHAPTER 2.
Three-dimensional quantum transport simulation of ultra-small FinFETs H. Takeda and N. Mori Osaka University.
Nanostructures Research Group CENTER FOR SOLID STATE ELECTRONICS RESEARCH Time-Dependent Perturbation Theory David K. Ferry and Dragica Vasileska Arizona.
ECE 875: Electronic Devices Prof. Virginia Ayres Electrical & Computer Engineering Michigan State University
Introduction to FinFet
Bound States, Open Systems and Gate Leakage Calculation in Schottky Barriers Dragica Vasileska.
EXAMPLE 6.1 OBJECTIVE Fp = 0.288 V
Norhayati Soin 06 KEEE 4426 WEEK 3/2 13/01/2006 KEEE 4426 VLSI WEEK 3 CHAPTER 1 MOS Capacitors (PART 2) CHAPTER 1.
1 Numerical Simulation of Electronic Noise in Si MOSFETs C. Jungemann Institute for Electronics Bundeswehr University Munich, Germany Acknowledgments:
Limitations of Digital Computation William Trapanese Richard Wong.
Department of Electrical Engineering Arizona State University
NMOS PMOS. K-Map of NAND gate CMOS Realization of NAND gate.
1 BULK Si (100) VALENCE BAND STRUCTURE UNDER STRAIN Sagar Suthram Computational Nanoelectronics Class Project
Comparative Analysis of the RF and Noise Performance of Bulk and Single-Gate Ultra-thin SOI MOSFETs by Numerical Simulation M.Alessandrini, S.Eminente,
UPoN Lyon 2008 G. Albareda 1 G.Albareda, D.Jimenez and X.Oriols Universitat Autònoma de Barcelona - Spain E.mail: Can analog and.
L4 ECE-ENGR 4243/ FJain 1 Derivation of current-voltage relation in 1-D wires/nanotubes (pp A) Ballistic, quasi-ballistic transport—elastic.
Influence of carrier mobility and interface trap states on the transfer characteristics of organic thin film transistors. INFM A. Bolognesi, A. Di Carlo.
Vanderbilt MURI meeting, June 14 th &15 th 2007 Band-To-Band Tunneling (BBT) Induced Leakage Current Enhancement in Irradiated Fully Depleted SOI Devices.
Structure and Operation of MOS Transistor
Development of an analytical mobility model for the simulation of ultra thin SOI MOSFETs. M.Alessandrini, *D.Esseni, C.Fiegna Department of Engineering.
Advanced Drift Diffusion Device Simulator for 6H and 4H-SiC MOSFETs
IEE5328 Nanodevice Transport Theory
HO #3: ELEN Review MOS TransistorsPage 1S. Saha Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended.
F. Sacconi, M. Povolotskyi, A. Di Carlo, P. Lugli University of Rome “Tor Vergata”, Rome, Italy M. Städele Infineon Technologies AG, Munich, Germany Full-band.
Network for Computational Nanotechnology (NCN) UC Berkeley, Univ.of Illinois, Norfolk State, Northwestern, Purdue, UTEP First Time User Guide to MOSCAP*
Quantum Capacitance Effects In Carbon Nanotube Field-Effect Devices
Suppression of Random Dopant-Induced Threshold Voltage Fluctuations in Sub-0.1μm MOSFET’s with Epitaxial and δ-Doped Channels A. Asenov and S. Saini, IEEE.
MOSFET Current Voltage Characteristics Consider the cross-sectional view of an n-channel MOSFET operating in linear mode (picture below) We assume the.
Network for Computational Nanotechnology (NCN) Gerhard Klimeck Berkeley, Univ. of Florida, Univ.of Illinois, Norfolk State, Northwestern, Purdue, Stanford,
Metal-oxide-semiconductor field-effect transistors (MOSFETs) allow high density and low power dissipation. To reduce system cost and increase portability,
UTB SOI for LER/RDF EECS Min Hee Cho. Outline  Introduction  LER (Line Edge Roughness)  RDF (Random Dopant Fluctuation)  Variation  Solution – UTB.
EE130/230A Discussion 10 Peng Zheng.
Trap Engineering for device design and reliability modeling in memory/logic application 1/ 년 02 월 xx 일 School of EE, Seoul National University 대표.
MOS Transistor Theory The MOS transistor is a majority carrier device having the current in the conducting channel being controlled by the voltage applied.
Modeling of Quantum Noise with Electron-Phonon Interactions
MOSFET Device Simulation
Contact Resistance Modeling and Analysis of HEMT Devices S. H. Park, H
Lecture 20 OUTLINE The MOSFET (cont’d) Qualitative theory
by Alexander Glavtchev
Contact Resistance Modeling in HEMT Devices
OMEN: a Quantum Transport Modeling Tool for Nanoelectronic Devices
Introduction to Nanoheat; Aspel group
ECE574 – Lecture 3 Page 1 MA/JT 1/14/03 MOS structure MOS: Metal-oxide-semiconductor –Gate: metal (or polysilicon) –Oxide: silicon dioxide, grown on substrate.
Long Channel MOS Transistors
Lecture 19 OUTLINE The MOSFET: Structure and operation
MOS Capacitor Basics Metal SiO2
Long Channel MOS Transistors
Lecture 20 OUTLINE The MOSFET (cont’d) Qualitative theory
Effects of LER on MOSFET Electrical Behavior
Dr. Hari Kishore Kakarla ECE
Presentation transcript:

Scattering Rates for Confined Carriers Dragica Vasileska Professor Arizona State University

Outline General comments on matrix element calculation Examples of scattering rates calculation –Acoustic phonon scattering –Interface roughness scattering – dominant scattering mechanism in nanoscale MOSFETs

Matrix Element Calculation Suppose we want to calculate the scattering rate out of state k || in a subband n. For that purpose, we will use Fermi’s Golden Rule result: Transition rate from a state k || in a subband n into a state k || ’ into a subband n’ Matrix element for scattering between state k || in a subband n into a state k || ’ into a subband n’

Acoustic Phonon Scattering The matrix element for acoustic phonon scattering in the bulk phonon approximation is: Restricts to longitudinal modes only

After integrating over the phonon coordinates, the matrix element for scattering between states k || and k || ’, in subbands n and m becomes: I nm (q z )

In the elastic and equipartition approximation, the total scattering rate out of state k is of the form: 2D DOS function Effective extent of the interaction in the z-direction For infinite well:, L is the well width

Interface-Roughness Scattering oxide p-type SC n+n+ n+n+ S D G x y L W z Gradual Channel Approximation This model is due to Shockley. Assumption: The electric field variation in the direction parallel to the SC/oxide interface is much smaller than the electric field variation in the direction perpendicular to the interface.

V S = 0 ECEC E FS E FD = E FS - V D VDVD x=0 V(x) x Square-Law Theory The charge on the gate is completely balanced by Q N (x), i.e: Total current density in the channel:

Integrating the current density, we obtain drain current I D : Effective Mobility Effective electron mobility, in which interface-roughness is taken into account.

Mobility Characterization due to Interface Roughness High-resolution transmission electron micrograph of the interface between Si and SiO 2 (Goodnick et al., Phys. Rev. B 32, p. 8171, 1985) 2.71 Å 3.84 Å

Bulk samples Si inversion layers Phonon Coulomb Interface-roughness Interface Roughness

Mathematical Description of Interface Roughness In Monte Carlo device simulations, interface-roughness is treated in real space and approximately 50% of the interactions with the interface are assumed to be specu- lar and 50% to be diffusive In k-space treatments of interface roughness, the pertur- bing potential is evaluated from:

The matrix element for scattering between states k || and k || ’ is: F nm Random variable that is characterized by its autocovariance function which is obtained by averaging over many Samples – R(r) When the random process is stationary, the autocorrelation function depends only upon the difference of the variables r 1 and r 2.

If R(r) is the autocorrelation function, then its power spectral density is S(q || ) and the transition rate is: For exponential autocorrelation function we have: Δ = Roughness correlation length L = Ruth Mean Square (r.m.s.) of the roughness

Conventional MOSFETs: Scaling MOSFETs Down When we scale MOSFETs down, we reduce the oxide thickness which in turn leads to increased: - gate leakage due to direct tunneling - more pronounced influence of remote roughness

No exponential is forever…. But we can delay forever…. Gordon E. Moore