John Moulton & Art Sibbach 5/19/08

Slides:



Advertisements
Similar presentations
MUHAMMAD AHMED HUSSAIN
Advertisements

Engine Alliance GP7200 Engine
HARDWARE Rashedul Hasan..
Greg Beau SerajAnanya. Outline  Project overview  Project-specific success criteria  Block diagram  Component selection rationale  Packaging design.
Chapter 2 HARDWARE SUMMARY
Chapter 7 Input Modules.
BHEL – Electronics Division, Bangalore
MotoHawk Training Model-Based Design of Embedded Systems.
Parts & Functions of a Computer. 2 Functions of a Computer.
STARLight PDR 3 Oct ‘01I.1 Miller STARLight Control Module Design Ryan Miller STARLight Electrical Engineer (734)
Operating System - Overview Lecture 2. OPERATING SYSTEM STRUCTURES Main componants of an O/S Process Management Main Memory Management File Management.
Travis Reed Todd Hummel Kwan-Truc. Concept USB 1.1 SPI b.
A.R. Hertneky J.W. O’Brien J.T. Shin C.S. Wessels Laser Controller One (LC1)
IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.
Team GPS Rover Critical Design Review Alex Waskiewicz Andrew Bousky Baird McKevitt Dan Regelson Zach Hornback.
Programming Logic Controllers Selection, Components, & Communication - Chapter 2.
PROGRAMMABLE LOGIC CONTROLLERS PLC’S
Programmable Logic Controller
MUST HAVE SHOULD HAVE COULD HAVE Module # 010. Qi Hardware Objectives Recognize hardware Know how to interface to field equipment Know the 4 different.
Copyright Arshi Khan1 System Programming Instructor Arshi Khan.
Engineering 1040: Mechanisms & Electric Circuits Fall 2011 Introduction to Embedded Systems.
Parts of a Computer Vocabulary
Hall C’s HMS PLC Controls by Steven Lassiter. What Constituents a PLC System PLC (processors) Programming. I/O modules. Field Device Signals (sometimes.
©Alex Doboli Chapter 3: Hardware and Software Subsystems of Mixed-Signal Architectures (Part II) Alex Doboli, Ph.D. Department of Electrical and Computer.
A+ Guide to Hardware, 4e Chapter 1 Hardware Needs Software to Work.
A+ Guide to Managing and Maintaining your PC, 6e Chapter 1 Introducing Hardware.
 Chasis / System cabinet  A plastic enclosure that contains most of the components of a computer (usually excluding the display, keyboard and mouse)
Module 1 WANs and Routers.
The Components of the System Unit Chapter 4 By: Janice Colon.
PLC introduction1 Discrete Event Control Concept Representation DEC controller design DEC controller implementation.
Smart transmitters.
A+ Guide to Managing and Maintaining Your PC Fifth Edition Chapter 1 Introducing Hardware.
A+ Guide to Managing and Maintaining your PC, 6e Chapter 1 Introducing Hardware.
A+ Guide to Managing and Maintaining your PC, 6e Chapter 1 Introducing Hardware v0.95.
SoftPLC In TealwareTM SoftPLC ProcessorsTM Hardbook SoftPLC’s
1 of 14 1/15 Synthesis-driven Derivation of Process Graphs from Functional Blocks for Time-Triggered Embedded Systems Master thesis Student: Ghennadii.
The information contained in this document is Volvo Aero Corporation Proprietary Information and it shall not – either in its original or in any modified.
N A S A G O D D A R D S P A C E F L I G H T C E N T E R I n t e g r a t e d D e s i g n C a p a b i l i t y / I n s t r u m e n t S y n t h e s i s & A.
Embedded Network Interface (ENI). What is ENI? Embedded Network Interface Originally called DPO (Digital Product Option) card Printer without network.
Kaaba Technosolutions Pvt Ltd1 Objectives Learn that a computer requires both hardware and software to work Learn about the many different hardware components.
© Vibro-Meter Confidential and subject to Export Control as per Front PageGEnx EMU DDR 18 November 2008Section 2.5 PSU Slide 1 EXPORT CONTROL THE INFORMATION.
Copyright © 2002 Delmar Thomson Learning Chapter 14 Documenting Your PLC System.
Programmable Logic Controllers LO1: Understand the design and operational characteristics of a PLC system.
NEPTUNE Power System Controller Preliminary Design Review Tim McGinnis Dec 4-5, 2003.
HCS12 Technical Training Module 15 – Break Module Slide 1 MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other.
Memory Systems 3/17/ Memory Classes Main Memory Invariably comprises solid state semiconductor devices Interfaces directly with the three bus architecture.
3/19/  Differentiate the class of memory  List the type of main memory  Explain memory architecture and operation  Draw memory map  Design.
Submitted by:.  Project overview  Block diagram  Power supply  Microcontroller  MAX232 & DB9 Connector  Relay  Relay driver  Software requirements.
PROGRAMMABLE LOGIC CONTROLLER. Control Systems Types  Programmable Logic Controllers  Distributed Control System  PC- Based Controls.
Programmable Logic Controller & Distributed Control System Yoon-Je Choi 17 th June 2006.
The information contained in this document is Volvo Aero Corporation Proprietary Information and it shall not – either in its original or in any modified.
Memory Interface EEE 365 [FALL 2014] LECTURER 12 ATANU K SAHA BRAC UNIVERSITY.
P10203 LV1 MOTOR CONTROLLER FINAL REVIEW MAY 14, 2010 Electrical: Kory Williams, Adam Gillon, Oladipo Tokunboh Mechanical: Louis Shogry, Andrew Krall.
Chapter 7 Input Modules. Objectives (1 of 2) Explain the differences between positive and negative logic and sinking and sourcing. Describe the available.
Lesson 1 PLC BASICS. PLC Definition  Programmable Logic Controllers are industrial computers that control machine and other applications.  PLC have.
USING TV REMOTE AS A CORDLESS MOUSE FOR THE COMPUTER
CORDLESS MOUSE FEATURES BY TV REMOTE USING PIC MICROCONTROLLER
ENERGY METER TO INDICATE BILLING IN RUPEES FOR LOAD WISE OR DAY WISE
PC Mouse operated Electrical Load Control Using VB Application
USING TV REMOTE AS A CORDLESS MOUSE FOR THE COMPUTER
Session III Architecture of PLC
Programmable Logic Controllers (PLCs) An Overview.
Documenting Your PLC System
PLC Hardware Components.
Rapid Automation Design
Computers Chapter 17 Lesson 4.
Command and Data Handling
FPGA Vinyl to Digital Converter (VDC)
Presentation transcript:

John Moulton & Art Sibbach 5/19/08 EMU Lite John Moulton & Art Sibbach 5/19/08

GEnx EMU Program Issue Controls has been requested to look at reducing unit cost of EMU Meggitt to Provide GE with a ROM estimate for the following 2 options, considering: Development Costs Recurring Cost Schedule for Implementation Weight GE is Open to any other suggestions not contained herein, which may additionally reduce EMU cost. ROM Estimate due Friday May 30th or sooner

EMU Lite Requirements Unit cost is primary driver; weight reduction is desirable Provide the following functions A/C AVM Engine trim balance Traditional (T/O, climb, cruise) ACARS reports Engine position Maintenance logic (for AVM system) A/C data load Minimal memory to perform these functions HSESB data bus for ECU to EMU communications Will not provide the following functions IE Sub-system or gas path models Summary and event reports; full flight data WGL communications Enhanced ACARS Spare sensors User modifiable software CAN data bus

Option 1 – Minimize Development Cost Maintain Current Hardware Architecture Remove Spare Interfaces & Bulk Memory Eliminate J21 spare interface connector Depopulate input circuits where possible, maintaining a stable termination impedance New End Cap, with J21 eliminated Reduce CPU1 Memory to: 4M bytes Program, 1M byte RAM, 4M byte NVM Current spec (6M bytes Program, 4M bytes RAM, 88M bytes NVM) Reduce CPU2 Memory to: 4M bytes Program, 8M byte RAM, 32M byte NVM Current spec (14M bytes Program, 44M bytes RAM, 368M bytes NVM) Assumptions: No Impact to Cert Tests Planned for Cast Chassis Any applicable EMI Test will be conducted by GE Connectors & Mounting feet locations unchanged

Option 1 - HW Functions to Eliminate GROUND VIBE TEST SIGNALS 115Vac Power POWER SUPPLY BUFFERS CPU2 PROCESSOR (FREESCALE MPC5554) LEVEL-E SPEED INPUTS ACCEL TEMP SENSORS STRAIN GAUGES VIBE PROCESSOR DIGITAL SIGNAL PROCESSOR (TEXAS INSTR 320VC32) LEVEL-C FLASH SIGNAL CONDITIONING DUAL PORT RAM FLASH INTERFACE RS232 DEBUG DATALINK RAM DUAL PORT FIFO LINK AFDX PROCESSOR (FREESCALE MPC5554) LEVEL-C CPU1 PROCESSOR (FREESCALE MPC5554) LEVEL-C & E INTERFACE CAN (2 CH) DATALINKS DUAL PORT HSESB (2 CH) DATALINKS ARINC 664 AFDX DATALINK INTERFACE INTERFACE RS232 GROUND DATALINK INTERFACE External Connections: Aircraft Engine Ground Development ENGINE POSITION FLASH INTERFACE ARINC 429 GROUND DATALINK RS232 DEBUG DATALINK RAM INTERFACE RS232 DEBUG DATALINK INTERFACE GROUND SIGNALS MEGGITT PROPRIETARY Reduce memory

Option 1 - EMU System I/O Diagram Aircraft Interfaces Engines Interfaces J17 Accel #1 115 Volts AC Power J19 Accel #2 J20 ARINC 664 AFDX Datalink Engine Position Jumpers J21 Health Sensors (2) - Accelerometer (4) – Temp Sensor (2) – Strain Gauge Engine Monitoring Unit CAP Ground Interfaces EEC Program Enable CAN Datalinks Ground Test Enable Test Discrete I/O CAP HSESB Datalinks ARINC 429 Datalink J18 CAN & RS232 Datalinks N1 Speed (from Sensor) Test Speed Outputs N2 Speed (from Sensor) Test Accelerometer Outputs Spare Temp Sensor CAN Bus Termination Jumpers

Option 2 – Minimize EMU Functionality Eliminate CPU2 and all associated circuitry Reduce CPU1 Memory to: 4M bytes Program, 1M byte RAM, 4M byte NVM Current spec (6M bytes Program, 4M bytes RAM, 88M bytes NVM) Remove Spare Interfaces Eliminate J21 spare interface connector Depopulate input circuits where possible, maintaining a stable termination impedance New Chassis End Cap with J21 eliminated Re-Layout CPM module, to reduce EMU chassis size if possible Consider smaller power supply if applicable Consider a lower cost operating system software package to replace GHS Assumptions: For Option 2 - GE will purchase units to retrofit the field, so as to maintain a single software configuration. Entire Unit to be design assurance level C: Requires New Vibration Cert Test, All Applicable EMI tests will be performed by GE Connector locations unchanged

Option 2 - HW Functions to Eliminate GROUND VIBE TEST SIGNALS 115Vac Power POWER SUPPLY BUFFERS CPU2 PROCESSOR (FREESCALE MPC5554) LEVEL-E SPEED INPUTS ACCEL TEMP SENSORS STRAIN GAUGES VIBE PROCESSOR DIGITAL SIGNAL PROCESSOR (TEXAS INSTR 320VC32) LEVEL-C FLASH SIGNAL CONDITIONING DUAL PORT RAM FLASH INTERFACE RS232 DEBUG DATALINK RAM DUAL PORT FIFO LINK AFDX PROCESSOR (FREESCALE MPC5554) LEVEL-C CPU1 PROCESSOR (FREESCALE MPC5554) LEVEL-C & E INTERFACE CAN (2 CH) DATALINKS DUAL PORT ARINC 664 AFDX DATALINK INTERFACE HSESB (2 CH) DATALINKS INTERFACE RS232 GROUND DATALINK INTERFACE External Connections: Aircraft Engine Ground Development ENGINE POSITION FLASH INTERFACE ARINC 429 GROUND DATALINK RS232 DEBUG DATALINK RAM INTERFACE RS232 DEBUG DATALINK INTERFACE GROUND SIGNALS Entire Unit Level C MEGGITT PROPRIETARY Reduce memory

Option 2 - EMU System I/O Diagram Aircraft Interfaces Engines Interfaces J17 Accel #1 115 Volts AC Power J19 Accel #2 J20 ARINC 664 AFDX Datalink Engine Position Jumpers J21 Health Sensors (2) - Accelerometer (4) – Temp Sensor (2) – Strain Gauge Engine Monitoring Unit CAP Ground Interfaces EEC Program Enable CAN Datalinks Ground Test Enable Test Discrete I/O CAP HSESB Datalinks ARINC 429 Datalink J18 CAN & RS232 Datalinks N1 Speed (from Sensor) Test Speed Outputs N2 Speed (from Sensor) Test Accelerometer Outputs Spare Temp Sensor CAN Bus Termination Jumpers