The FGClite Project Status Update and Requirements R2E Extended Project meeting TE-EPC-CC R2E Team.

Slides:



Advertisements
Similar presentations
Use of COTS Drop-in Replacement Designs to Solve Obsolescence of Electronic Components in Military Systems Willow Ridge Loop Orlando, FL
Advertisements

1 Hardy Process Solutions – New Product Introduction HI6600 Series – Modular Sensor System Hardy delivers productivity solutions to manufacturers and processors.
26-Sep-11 1 New xTCA Developments at SLAC CERN xTCA for Physics Interest Group Sept 26, 2011 Ray Larsen SLAC National Accelerator Laboratory New xTCA Developments.
Motor Control Lab Using Altera Nano FPGA
Behavioral Design Outline –Design Specification –Behavioral Design –Behavioral Specification –Hardware Description Languages –Behavioral Simulation –Behavioral.
Preliminary Design Review
Capstone Fall 2005 GFX-One Guitar Processor Team Carpal Tunnel October 6 th 2005.
Target Control Electronics Upgrade 08/01/2009 J. Leaver P. Smith.
P07301 Summary Data Acquisition Module. Team Members.
Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.
Hardware-In-The-Loop Testbed Team 186: Douglas Pence, Ken Gobin, Aaron Eaddy, Advisor Sung Yeul Park Department of Electrical and Computer Engineering,
PROBE CARD INTEGRATION IN pALPIDEfs TEST SYSTEM ALICE | ITS-MFT Mini-Week | | Markus Keil.
2 Lines Electronics I 2 C Analyzer Ching-Yen Beh Robert S. Stookey Advisor: Dr. J. W. Bruce.
David MacNair POWER SUPPLY 3/30/20061 Ethernet Power Supply Controller.
2012 H4IRRAD test campaigns Summary of results S. Uznanski CERN, Geneva, Switzerland Radiation Working Group meeting Oct 16, 2012.
S.Sergeev, JINR, Dubna. This is just an example of what could be done Could be extended to needs of any NA62 sub- detector requiring a lot of analog measurements.
Wir schaffen Wissen – heute für morgen 24 August 2015PSI,24 August 2015PSI, Paul Scherrer Institut Status WP 8.2 RF Low Level Electronic Manuel Brönnimann.
PP2 Status F. Bellina. Problem solved.. Problem with inhibit and reading temperature and many crazy behavior Solved with a new FPGA firmware: the hardware.
Electrical Engineering in the Semiconductor Equipment Industry A Look at a Typical Job Description of an Equipment Electrical Engineer Recent Job Description….
Bart Hommels for the UK-DAQ group Status of DIF, DAQ for SiW Ecal DIF status LDA status DAQ (ODR & software) status CALICE / EUDET DAQ – DESY.
Reconfigurable Communication System Design
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
SOC Consortium Course Material ASIC Logic National Taiwan University Adopted from National Chiao-Tung University IP Core Design.
Radiation test - PSI Date Equipment Owner Test groupDUT May 20th EN/STI OSL, TLD BE/BI Detector June 1stTE/EPCEN/STI Mosfet Voltage regulators Voltage.
RADWG 2 ND TH MARCH 2012 G. Spiezia (EN/STI/ECE)
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
Glucose Monitoring Within a Handspring Visor Members:Jeff Haar Josh Lemke Jeremy Saunier Adam Smith Advisors:Dr. John Estell Dr. David Kisor.
David Cussans/Scott Mandry, NIKHEF, October 2008 TLU v0.2.
Paul E. Sollock1 FOUR DECADES OF EVOLUTION TOWARD FLEXIWARE ( From the perspective of an Apollo, Shuttle, ISS and Shuttle Upgrades Veteran) Definitions.
September 19-20, 2007 A.Zaltsman EBIS RF Systems RF System Overview Alex Zaltsman September 19-20, 2007 DOE Annual Review.
CIDB The PSI Controls Inventory DataBase Timo Korhonen, PSI (for the CIDB Team)
Background Physicist in Particle Physics. Data Acquisition and Triggering systems. Specialising in Embedded and Real-Time Software. Since 2000 Project.
NanoFIP Progress Report Eva. Gousiou BE/CO-HT & the nanoFIP team RadWG 23Nov11.
Apr, 2014 TE-EPC-CCE Radiation Tests
Hardware Architecture A. Voto, I. Dai, P. Oleniuk, B. Todd Standardisation of Automated Industrial Test Equipment for Mass Production of Control Systems.
J. Prast, G. Vouters, Arlington, March 2010 DHCAL DIF Status Julie Prast, Guillaume Vouters 1. Future CCC Use in DHCAL Setup 2. Calice DAQ Firmware Implementation.
Nov 28, 2013 Power Converters Availability for post-LS1 LHC TE-EPC-CCE.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
PROGRESS ON ENERGY SUM ELECTRONIC BOARD. VXS Backplane Energy Sum 18 fADC VME64 High Speed Serial VME64 16 CH Detector Signals Crate Sum to Trigger Energy.
Lopamudra Kundu Reg. No. : of Roll No.:- 91/RPE/ Koushik Basak
Student: Vikas Agarwal Guide: Prof H S Jamadagni
EU Design Study Kickoff Meeting GSI U. Raich CERN AB/BDI Digital Signal Analysis for BPMs The Project –Measure beam trajectories and orbits in.
RADWG 4 TH TH JULY 2012 G. Spiezia (EN/STI/ECE)
World Leaders in Combustion Management Solutions New Product Developments Autoflame Sales Meeting 2011 New Product Developments.
Barcelona 1 Development of new technologies for accelerators and detectors for the Future Colliders in Particle Physics URL.
TE-MPE Annual Meeting Activity report of EM section 11/12/2015 Betty Magnin.
1 BROOKHAVEN SCIENCE ASSOCIATES Power Supply Status George Ganetis Power Supply Status ASAC Review October 22-23, 2009.
ECE 477 Final Presentation Team 13  Spring 2012 Martin Pendergast, Stephen Edwards, Nick Kwolek, David Duelmler.
LIGO-G9900XX-00-M LIGO II1 Why are we here and what are we trying to accomplish? The existing system of cross connects based on terminal blocks and discrete.
MPP 4 th March - 1v0 CERN MPP CERN MPP SMP Team 3.
13-1 MAVEN PFP ICDR, May 23 – 25, 2011 Particles and Fields Package Critical Design Review May , 2011 GSE Timothy Quinn.
FEE Electronics progress PCB layout progress VHDL progress in TBU Prototype fixture for software 9th June 2009.
Industrial Control Engineering ADE Rapid Application Development Environment.
ATLAS DCS Workshop on PLCs and Fieldbusses, November 26th 1999, H.J.Burckhart1 CAN and LMB in ATLAS u Controls in ATLAS u CAN u Local Monitor Box u Concept.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
Mathias Reinecke CALICE week - Manchester Electronics Integration - Status Mathias Reinecke for the AHCAL developers.
17 October 2002Electronics DivisionViraj Perera RAL TCM, GIO, CAN & TTCRx Adam Davis.
Design summary Status of the development & production - test run with S3a and S3b prototype - performance tests To do list for production & development.
Bart Hommels for the DIF WG Electronics/DAQ for EUDET, DESY DIF status AHCAL, DHCAL, ECAL DIF prototypes Ongoing developments & plans.
CERN Converter Control Electronics Strategy for LHC Machine Electronics : Limitations & Risks
Mar 26, 2014 FGClite Power Control TE-EPC-CCE.
Digital LLRF plans at the Australian Synchrotron P.Corlett, K.Zingre, G. LeBlanc Australian Synchrotron, 800 Blackburn Road, Clayton 3168, Victoria, Australia.
13 th September 2012 – 0v6 Radiation Tolerant Power Converter Controls thanks to: TE/EPC/CC, Y. Thurel, A. Masi, M. Brugger, G. Spiezia.
Combining safety and conventional interfaces for interlock PLCs
ATLAS Pre-Production ROD Status SCT Version
nanoFIP 5th WorldFIP Insourcing Meeting Progress Report
Ideas and design concepts, and challenges
ALCT Production, Cable Tests, and TMB Status
ECE 477 Final Presentation Team 2 Spring 2012
♪ Embedded System Design: Synthesizing Music Using Programmable Logic
Presentation transcript:

The FGClite Project Status Update and Requirements R2E Extended Project meeting TE-EPC-CC R2E Team

Presentation Specification Components Hardware Firmware – VHDL Software Manufacturing Test Environment Conclusions FGClite TE-EPC-CC R2E Team 2

Specification The global specification seemed obvious, until ….  software is very well documented  hardware is missing a lot of specifications  FCGlite = reverse engineer the current FGC2 Ongoing work to write specifications for FGClite (and FGC2) FGClite TE-EPC-CC R2E Team 3

Components First had to select suitable components…  nanoFip FPGA is one of the basic building blocks  needed to identify a suitable Analogue to Digital Converter  and also a Digital to Analog Converter Other components copied from FGC2, proven track record This resulted in list of 35 semiconductors, split into 3 classes… FGClite TE-EPC-CC R2E Team 4

Component Classification Class 0: known to be resistant to radiation, or easily replaced if found to be weak. The basic design of the system is not influenced by these parts. FGClite TE-EPC-CC R2E Team 5 Class 1: potentially susceptible to radiation, in less-critical parts of the system. Substitution of parts or mitigation of issues is possible with a re-design. Class 2: potentially susceptible to radiation, in more-critical parts of the system. The basic design is compromised if these parts do not perform well. Substitution of parts or mitigation of issues would be difficult

Semiconductor List FGClite TE-EPC-CC R2E Team 6

Component Type & Batch Testing Type-testing of components  EN / STI  TE/EPC o UCL o PSI o H4IRRAD Batch-testing of components  BE / CO = nanoFIP and FPGA  TE/EPC o UCL o PSI o PS East Area – mid 2014 (critical path for project) FGClite TE-EPC-CC R2E Team 7

Hardware Specification translated into block diagram: FGClite TE-EPC-CC R2E Team 8

Boards Analogue Board  3 ADCs, 1 DAC, latch-up detectors, Voltage reference & multiplexors  no digital processing on-board Communications Board  nanoFip FPGA & Critical FPGA  reset buttons, diagnostics connector & LEDs Main Board (μ-lite version)  no analogue FPGA or auxiliary FPGA yet  no I/O hardware or Diagnostic Interface Module yet  just wiring, test connectors & voltage regulators  will allow VHDL and software development  validate analogue board and closed loop regulation principles FGClite TE-EPC-CC R2E Team 9

Analogue Board  3 ADCs, 1 DAC, latch-up detectors, Voltage reference & multiplexors  no digital processing on-board Communications Board  nanoFip FPGA & Critical FPGA  reset buttons, diagnostics connector & LEDs Main Board (μ-lite version)  no analogue FPGA or auxiliary FPGA yet  no I/O hardware or Diagnostic Interface Module yet  just wiring, test connectors & voltage regulators  will allow VHDL and software development  validate analogue board and closed loop regulation principles Boards FGClite TE-EPC-CC R2E Team 10

Firmware - VHDL “Microsemi Libero” – challenging  bugs, bugs, bugs… Small working group of 4 people – working with PA3 evaluation kits  IP Core Development – Dallas 1-wire Bus  radiation test platforms (no Xilinx…)  ADC filter software processing converted to circuits in VHDL  memory implementation Get an idea what capacity of FPGA is needed No triple-mode-redundancy yet Code verification (as from Feb 2013) FGClite TE-EPC-CC R2E Team 11

Software New variant of FGCD needed in the gateway to provide  Gateway Class 6  FGClite Class 92 Development of an FGC-μ-lite Gateway  generate V-ref with DAC  read-back measurements from 3 ADCs  store results and analyse FGClite TE-EPC-CC R2E Team 12

Manufacturing Component sourcing for about 100 FGClites Prudence by using ‘old stock’ components from FGC2… (availability) Negotiations with industry  TI for ADCs  ST about memory Prototypes  bare PCBs from 3 vendors – check vendor skills  manual CERN Invitation to Tender FGClite TE-EPC-CC R2E Team 13

Test Environment Evaluation started of National Instrument – PXI based chassis  off-the-shelf hardware  tester control cards (TCCs)  LabWindows CVI  development PXI board for ADC demodulators FGClite TE-EPC-CC R2E Team 14

Conclusion promised at the beginning of this year a prototype in Autumn: FGC-µ-lite FGClite TE-EPC-CC R2E Team 15 The rapid development of FGC-µ-lite has only been possible due to an enormous team effort!  Arni Dinius – Project Leader  Benjamin Todd – Hardware Engineer  Slawosz Uznanski – Research Fellow Radiation Expert  Karol Motala – Technician  Gilles Ramseier – Analogue Engineer  David Millar – until end 2012 – Technical Student – Dallas 1-wire  Andrea Vilar Villanueva – Research Fellow VHDL Engineer  Stephen Page – Software Engineer  Technical Student – from start 2013 – Testers (request approved)  Research Fellow – VHDL Verification (request approved)