65 nm CMOS analog front-end for pixel detectors at the HL-LHC

Slides:



Advertisements
Similar presentations
GEMMA (GEM Mixed-signal Asic): Design & Developing Second Year Ph.D. Activity Report Alessandro PEZZOTTA 26 September 2013 Tutor: Prof. A. Baschirotto.
Advertisements

Front-end electronics for Time Projection Chamber I.Konorov Outlook:  TPC requirements  TPC readout options  Options for TPC FE chips  Prototype TPC.
CMOS VLSIAnalog DesignSlide 1 CMOS VLSI Analog Design.
5ns Peaking Time Transimpedance Front End Amplifier for the Silicon Pixel Detector in the NA62 Gigatracker E. Martin a,b J. Kaplon b, A. Ceccucci b, P.
NA62 front end Layout in DM option Jan Kaplon/Pierre Jarron.
NA62 front end architecture and performance Jan Kaplon/Pierre Jarron.
Evaluation of 65nm technology for front-end electronics in HEP Pierpaolo Valerio 1 Pierpaolo Valerio -
14-5 January 2006 Luciano Musa / CERN – PH / ED General Purpose Charge Readout Chip Nikhef, 4-5 January 2006 Outline  Motivations and specifications 
L.Royer– Calice DESY – July 2010 Laurent ROYER, Samuel MANEN, Pascal GAY LPC Clermont-Ferrand R&D LPC Clermont-Fd dedicated to the.
L.Royer– TWEPP – 22 Sept Laurent ROYER, Samuel MANEN, Pascal GAY LPC Clermont-Ferrand Signal processing for High Granularity Calorimeter: Amplification,
CMOS technologies in the 100 nm range for rad-hard front-end electronics in future collider experiments V. Re a,c, L. Gaioni b,c, M. Manghisoni a,c, L.
Pierpaolo Valerio.  CLICpix is a hybrid pixel detector to be used as the CLIC vertex detector  Main features: ◦ small pixel pitch (25 μm), ◦ Simultaneous.
Università degli Studi di Pavia and INFN Pavia
A. Rivetti Gigatracker meeting, dec 2009 Charge measurement with the TDC per pixel architecture A. Rivetti, G. Dellacasa S. Garbolino, F. Marchetto, G.
Building blocks 0.18 µm XFAB SOI Calice Meeting - Argonne 2014 CALIIMAX-HEP 18/03/2014 Jean-Baptiste Cizel - Calice meeting Argonne 1.
RICH 2004, Playa del Carmen, Mexico, December 1 st, The BTeV RICH front end electronics Marina Artuso For the RICH Group M. Artuso, S. Blusk, C.
Design & Development of an Integrated Readout System for Triple-GEM Detectors Alessandro PEZZOTTA III Year PhD Seminar, Cycle XXVIII 22 September 2015.
1 Development of the input circuit for GOSSIP vertex detector in 0.13 μm CMOS technology. Vladimir Gromov, Ruud Kluit, Harry van der Graaf. NIKHEF, Amsterdam,
Update on CLICpix design
Analog Building Blocks for P326 Gigatracker Front-End Electronics
1 G.Pessina, RICH Elec Upg, 11 April 2010 Analog Channels per chip4 to 8 Digital channel per chip4 to 8 Wire-bond pitch (input channels) Input capacitance.
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
L.Royer– Calice LLR – Feb Laurent Royer, J. Bonnard, S. Manen, P. Gay LPC Clermont-Ferrand R&D pole MicRhAu dedicated to High.
A Fast Monolithic Active Pixel Sensor with in Pixel level Reset Noise Suppression and Binary Outputs for Charged Particle Detection Y.Degerli 1 (Member,
HEXITEC ASIC – A Pixellated Readout Chip for CZT Detectors Lawrence Jones ASIC Design Group Science and Technology Facilities Council Rutherford Appleton.
CMOS MAPS with pixel level sparsification and time stamping capabilities for applications at the ILC Gianluca Traversi 1,2
COMETH*: a CMOS pixel sensor for a highly miniaturized high-flux radiation monitor Yang ZHOU, Jérôme Baudot, Christine Hu-Guo, Yann Hu, Kimmo Jaaskelainen,
BeamCal Electronics Status FCAL Collaboration Meeting LAL-Orsay, October 5 th, 2007 Gunther Haller, Dietrich Freytag, Martin Breidenbach and Angel Abusleme.
1 The Link-On-Chip (LOC) Project at SMU 1.Overview. 2.Status 3.Current work on LOCs6. 4.Plan and summary Jingbo Ye Department of Physics SMU Dallas, Texas.
Fermilab Silicon Strip Readout Chip for BTEV
S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.
Eleuterio SpiritiILC Vertex Workshop, April On pixel sparsification architecture in 130nm STM technology ILC Vertex Workshop April 2008 Villa.
M. TWEPP071 MAPS read-out electronics for Vertex Detectors (ILC) A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC M.
CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,
UPDATE ON CLICPIX2 DESIGN Pierpaolo Valerio Edinei Santin
TIMEPIX2 FE STUDIES X. Llopart. Summary of work done During summer I have been looking at a possible front end for Timepix2 The baseline schematic is.
Politecnico di Milano & INFN 1 SVT FE 04/11/2011 Update on analog design for L4-L5 B.Nasri, P.Trigilio, L.Bombelli, C.Fiorini SVT FE confcall – 04/11/11.
M. Atef, Hong Chen, and H. Zimmermann Vienna University of Technology
L. Ratti a,b, M. Dellagiovanna a, L. Gaioni a,b, M. Manghisoni b,c, V. Re b,c, G. Traversi b,c, S. Bettarini d,e, F. Morsani e, G. Rizzo d,e a Università.
1 C. Ballif 3, W. Dabrowski 2, M. Despeisse 3, P. Jarron 1, J. Kaplon 1, K. Poltorak 1,2 N. Wyrsch 3 1 CERN, Geneva, Switzerland 2 Faculty of Physics and.
NOISE MEASUREMENTS ON CLICPIX AND FUTURE DEVELOPMENTS Pierpaolo Valerio.
S.Zucca a,c, L. Gaioni b,c, A. Manazza a,c, M. Manghisoni b,c, L. Ratti a,c V. Re b,c, E. Quartieri a,c, G. Traversi b,c a Università degli Studi di Pavia.
Analog Front End For outer Layers of SVT (L.4 & L.5) Team:Luca BombelliPost Doc. Bayan NasriPh.D. Student Paolo TrigilioMaster student Carlo FioriniProfessor.
Deep submicron readout chip development on behalf of D. Fougeron, 1 R. Hermel 1, H. Lebbolo 2, R. Sefri, 2 1 LAPP Annecy, 2 LPNHE Paris SiD phone meeting.
A Low-noise Front-end ASIC design based on TOT technique for Read-out of Micro-Pattern Gas Detectors Huaishen Li, Na Wang, Wei Lai, Xiaoshan Jiang 1 State.
The design of fast analog channels for the readout of strip detectors in the inner layers of the SuperB SVT 1 INFN Sezione di Pavia I Pavia, Italy.
M. Manghisoni, L. Ratti Università degli Studi di Pavia INFN Pavia
Valerio Re Università di Bergamo and INFN, Pavia, Italy
Pixel front-end development
A General Purpose Charge Readout Chip for TPC Applications
Charge sensitive amplifier
M. Manghisoni, L. Ratti, V. Re, V. Speziali, G. Traversi
CTA-LST meeting February 2015
INFN Pavia and University of Bergamo
Jan Soldat, Heidelberg University for the DSSC ASIC design groups
INFN Pavia / University of Bergamo
L. Ratti, M. Manghisoni Università degli Studi di Pavia INFN Pavia
A 3D deep n-well CMOS MAPS for the ILC vertex detector
L. Ratti V SuperB Collaboration Meeting
CALICE COLLABORATION LPC Clermont LAL Orsay Samuel MANEN Julien FLEURY
Valerio Re (INFN-Pavia) on behalf of the RD53 collaboratios
A Low Power Readout ASIC for Time Projection Chambers in 65nm CMOS
A Fast Binary Front - End using a Novel Current-Mode Technique
Update on microstrip front-end and Layer0 pixel upgrade
Status of the CARIOCA project
High Rate Photon Irradiation Test with an 8-Plane TRT Sector Prototype
OmegaPix 3D IC prototype for the ATLAS upgrade SLHC pixel project 3D Meeting 19th March, 2010 A. Lounis, C. de La Taille, N. Seguin-Moreau, G.
Readout Electronics for Pixel Sensors
Stefano Zucca, Lodovico Ratti
Readout Electronics for Pixel Sensors
Presentation transcript:

65 nm CMOS analog front-end for pixel detectors at the HL-LHC Luigi Gaionia,c, F. De Caniob,c, M. Manghisonia,c, Lodovico Rattib,c, Valerio Rea,c, G. Traversia,c aUniversity of Bergamo bUniversity of Pavia cINFN Pavia TWEPP 2015 - Topical Workshop on Electronics for Particle Physics 28 September - 02 October, Lisboa

Outline The CHIPIX65 project CHIPIX-VFE-1 test structures Charge sensitive amplifier Charge sensitivity Equivalent Noise Charge Radiation test Threshold discriminator Threshold correction circuit Conclusions L. Gaioni, TWEPP 2015 - Topical Workshop on Electronics for Particle Physics

The CHIPIX65 project The INFN CHIPIX65 project aims at the development of an innovative 65 nm CMOS chip for pixel detectors in experiments with extreme particle rates and radiation at future High Energy Physics colliders This effort is shared at international level with the RD53 Collaboration. CHIPIX65 institutes are part of the funding institutions of RD53 and several key roles of the collaboration are covered by CHIPIX65 members In the framework of CHIPIX65 a prototype chip called CHIPIX-VFE-1 has been submitted and a comprehensive characterization activity is ongoing This talk is concerned with the design and the experimental characterization of standalone channels, fundamental building blocks for the development of an innovative pixel front-end chip for the HL-LHC L. Gaioni, TWEPP 2015 - Topical Workshop on Electronics for Particle Physics

Pixel front-end IK/2 vout Itr=Gm vout CD CF Ith IDAC VREF IK 5 bit ToT counter Single amplification stage for minimum power dissipation Krummenacher feedback to comply with the expected large increase in the detector leakage current High speed, low power current comparator Relatively slow ToT clock – 80 MHz 5 bit counter – 400 ns maximum time over threshold 30000 electron maximum input charge, ~450 mV preampli output dynamic range Selectable gain and recovery current Overall current consumption: ~4 uA L. Gaioni, TWEPP 2015 - Topical Workshop on Electronics for Particle Physics

Submitted test structures bias circuits bias circuits preampli (MIM feedback cap.) + discri + threshold correction circuit preampli (MOSFET feedback cap.) + discri + threshold correction circuit preamplifier with MIM feedback capacitor preamplifier with MOSFET feedback capacitor Preamplifier output read out through an on-chip analog buffer L. Gaioni, TWEPP 2015 - Topical Workshop on Electronics for Particle Physics

Front-end channel configuration charge sensitivity 0  high gain (CF=10 fF) 1  low gain (CF=20 fF) recovery current in the Krummenacher network IK/2 CINJ 0  low recovery current (IK=12.5 nA) 1  high recovery current (IK=25 nA) CD detector emulating capacitor CF 00  CD=0 10  CD=50 fF 01  CD=100fF 11  CD=150 fF IK charge injection 0  disabled 1  enabled L. Gaioni, TWEPP 2015 - Topical Workshop on Electronics for Particle Physics

Charge sensitive amplifier Folded cascode architecture Two local feedback networks (M4,M5 and M7,M8) to increase the small signal resistance at the output node I1=3 µA, I2=200 nA Simulation data L. Gaioni, TWEPP 2015 - Topical Workshop on Electronics for Particle Physics

Response to a MIP signal Response of the preamplifier with feedback MOS capacitor (high and low gain and recovery current) L. Gaioni, TWEPP 2015 - Topical Workshop on Electronics for Particle Physics

Response to a MIP signal Response of the preamplifier with feedback MOS capacitor (varying detector capacitance) Maximum peaking time tp=51.4 ns for a detector capacitance CD=150 fF Reduced peak amplitude and peaking time with respect to post-layout simulations L. Gaioni, TWEPP 2015 - Topical Workshop on Electronics for Particle Physics

Response to a MIP signal Response of the preamplifier with feedback MIM capacitor (varying detector capacitance) Slightly faster compared to the feedback MOS cap version of the preamplifier Maximum peaking time tp=43 ns for a detector capacitance CD=150 fF L. Gaioni, TWEPP 2015 - Topical Workshop on Electronics for Particle Physics

Charge sensitivity Charge sensitivity, feedback MOS and MIM cap, low recovery current Standard deviation smaller than 3% of the mean value INL smaller than 1.5% in all the configurations Slightly higher charge sensitivity for the preamplifier with feedback MIM capacitor L. Gaioni, TWEPP 2015 - Topical Workshop on Electronics for Particle Physics

Detector leakage current Charge sensitivity, evaluated for different values of the detector leakage current Very small variations due to the detector leakage, both for the feedback MOS and MIM cap version of the preamplifier L. Gaioni, TWEPP 2015 - Topical Workshop on Electronics for Particle Physics

Equivalent noise charge ENC for preamplifier with MOS and MIM feedback capacitance ENC increasing with the preamplifier input capacitance Higher ENC for the preamplifier configured in low gain mode Measured ENC in fairly good agreement with simulation data L. Gaioni, TWEPP 2015 - Topical Workshop on Electronics for Particle Physics

Radiation hardness Test structures have been irradiated to a TID up to 800 Mrad with 10 MeV protons No significant changes in charge sensitivity ENC increase more pronounced for higher values of the total PA input capacitance 24% ENC increase at 800 Mrad, for a total input capacitance of 100 fF L. Gaioni, TWEPP 2015 - Topical Workshop on Electronics for Particle Physics

Discriminator output and FE response time Problems with test of the channels with discriminator – likely due to the (quite large) custom designed digital buffer used to read out the discriminator signal. Simulation data shown here Simulation data Simulation data Discriminator current consumption ≈ 1 µA FE response time < 25 ns for input charge > 900 e- in the tt corner (750 e- threshold) L. Gaioni, TWEPP 2015 - Topical Workshop on Electronics for Particle Physics

Threshold correction DAC Global (chip-wide) threshold setting through external (outside the pixel) bias Local threshold tuning through a 4-bit binary weighted DAC Power dissipation: ~0.18 uW L. Gaioni, TWEPP 2015 - Topical Workshop on Electronics for Particle Physics

Threshold correction DAC Input-output DAC characteristic INL and DNL for the tested samples L. Gaioni, TWEPP 2015 - Topical Workshop on Electronics for Particle Physics

Threshold dispersion Simulation data Threshold dispersion before correction  380 e- Threshold dispersion after correction  35 e- L. Gaioni, TWEPP 2015 - Topical Workshop on Electronics for Particle Physics

Conclusions A prototype chip called CHIPIX-VFE-1 has been submitted in a 65 nm CMOS technology in the framework of the CHIPIX65 project. A comprehensive characterization of the standalone channels has been carried out Test focused on the charge preamplifier in its different configurations. Problems with the test of the discriminator. A new chip has been submitted in order to fix such problems. Characterization activity of the discriminator starting in the next weeks Small difference from sample to sample in the main charge preamplifier parameters With respect to simulation results, experimental ones show a slightly smaller charge sensitivity and a longer peaking time. ENC in fairly good agreement Radiation hardness test point out that charge sensitivity is not affected by radiation. A moderate increase in the ENC is detected at extremely high TID levels L. Gaioni, TWEPP 2015 - Topical Workshop on Electronics for Particle Physics