Addressing Modes1 Addressing modes are concerned with how the CPU accesses the operands used by its instructions.

Slides:



Advertisements
Similar presentations
Instruction Set Design
Advertisements

Assembly Language Programming
There are two types of addressing schemes:
ARITHMETIC LOGIC SHIFT UNIT
SUPPLEMENTARY CHAPTER 2 Instruction Addressing Modes
ITCS 3181 Logic and Computer Systems 2015 B. Wilkinson slides3.ppt Modification date: March 16, Addressing Modes The methods used in machine instructions.
2.3) Example of program execution 1. instruction  B25 8 Op-code B means to change the value of the program counter if the contents of the indicated register.
Processor Function Topic 3.
Addressing modes – 1 The way in which an operand is specified is called the Address Mode.
LC-3 Computer LC-3 Instructions
Execution of an instruction
Faculty of Computer Science © 2006 CMPUT 229 The Instruction Set Architecture Registers, Addressing Modes, and Instructions.
CSCE 121, Sec 200, 507, 508 Fall 2010 Prof. Jennifer L. Welch.
Stored Program Concept: The Hardware View
Chapter 4 H1 Assembly Language: Part 2. Direct instruction Contains the absolute address of the memory location it accesses. ld instruction:
Chapters 4 & 5: LC-3 Computer Architecture Machine Instructions Assembly language Programming in Machine and Assembly Language.
Part II: Addressing Modes
MIPS Instruction Set Advantages
CEG 320/520: Computer Organization and Assembly Language ProgrammingFlow Control 1 Flow Control.
Assembly & Machine Languages
UNDERSTANDING ASSEMBLY LANGUAGE.
Computer Science 210 Computer Organization The Instruction Execution Cycle.
CEG 320/520: Computer Organization and Assembly Language Programming1 Assembly Language Programming Assembler Directives and The Symbol Table.
The von Neumann Model – Chapter 4 COMP 2620 Dr. James Money COMP
Module 10 Adapted By and Prepared James Tan © 2001.
CEG 320/520: Computer Organization and Assembly Language ProgrammingIntel Assembly 1 Intel IA-32 vs Motorola
A Simple Tour of the MSP430. Light LEDs in C LEDs can be connected in two standard ways. Active high circuit, the LED illuminates if the pin is driven.
Lecture 3. Diff b/w RAM and Registers Registers are used to hold data immediately applicable to the operation at hand Registers are used to hold data.
Computer Architecture and the Fetch-Execute Cycle
CPU Design. Introduction – The CPU must perform three main tasks: Communication with memory – Fetching Instructions – Fetching and storing data Interpretation.
Instruction Set Architecture The portion of the machine visible to the programmer Issues: Internal storage model Addressing modes Operations Operands Encoding.
Execution of an instruction
9/20/6Lecture 2 - Prog Model Architecture, Data Types and Addressing Modes.
Computer Architecture Lecture 03 Fasih ur Rehman.
Represents different voltage levels High: 5 Volts Low: 0 Volts At this raw level a digital computer is instructed to carry out instructions.
Addressing Modes MTT CPU08 Core Motorola CPU08 ADDRESSING MODES.
Assembly Language. Symbol Table Variables.DATA var DW 0 sum DD 0 array TIMES 10 DW 0 message DB ’ Welcome ’,0 char1 DB ? Symbol Table Name Offset var.
The von Neumann Model – Chapter 4 COMP 2620 Dr. James Money COMP
Topics covered: Instruction Set Architecture CSE243: Introduction to Computer Architecture and Hardware/Software Interface.
Question What technology differentiates the different stages a computer had gone through from generation 1 to present?
ECE 447 Fall 2009 Lecture 4: TI MSP430 Architecture and Instruction Set.
Computer Organization Instructions Language of The Computer (MIPS) 2.
F453 Module 8: Low Level Languages 8.1: Use of Computer Architecture.
Computer Architecture
Chapter 5 Computer Organization TIT 304/TCS 303. Purpose of This Chapter In this chapter we introduce a basic computer and show how its operation can.
1 Contents: 3.1 Instruction format and Addressing Modes 3.2 Instruction Introduction Chapter 3 Instruction system.
ECE 3430 – Intro to Microcomputer Systems
Addressing Modes in Microprocessors
MIPS Instruction Set Advantages
8051 Addressing Modes The way, using which the data source or destination addresses are specified in the instruction mnemonic for moving the data, is.
Microcomputer Programming
Assembly Lang. – Intel 8086 Addressing modes – 1
Computer Organization and Assembly Language (COAL)
Computer Science 210 Computer Organization
68000 Arithmetic Instructions
EECE-276 Fall 2003 Microprocessors & Microcontrollers II
The Processor and Machine Language
Computer Science 210 Computer Organization
Computer Programming Machine and Assembly.
(Array and Addressing Modes)
Processor Organization and Architecture
68000 Architecture, Data Types and Addressing Modes
Introduction to Micro Controllers & Embedded System Design
(Array and Addressing Modes)
Other ISAs Next, we’ll first we look at a longer example program, starting with some C code and translating it into our assembly language. Then we discuss.
Program Execution.
Assembly Language Programming
Instruction execution and ALU
ECE511: Digital System & Microprocessor
(Array and Addressing Modes)
Presentation transcript:

Addressing Modes1 Addressing modes are concerned with how the CPU accesses the operands used by its instructions

Addressing Modes2 Register Direct Addressing Register direct addressing is the simplest addressing mode in which the source or destination of an operand is a data register or an address register. The contents of the specified source register provide the source operand. Similarly, if a register is a destination operand, it is loaded with the value specified by the instruction. The following examples all use register direct addressing for source and destination operands. MOVE.B D0,D3Copy the source operand in register D0 to register D3 SUB.L A0,D3 Subtract the source operand in register A0 from register D3 CMP.W D2,D0 Compare the source operand in register D2 with register D0 ADD D3,D4 Add the source operand in register D3 to register D4

Addressing Modes3 Register Direct Addressing The MOVE.B D0,D1 instruction uses data registers for both source and destination operands The source operand is data register D0 The instruction indicates the data register

Addressing Modes4 The destination operand is data register D1

Addressing Modes5 The effect of this instruction is to copy the contents of data register D0 in to data register D1

Addressing Modes6 Register Direct Addressing Register direct addressing uses short instructions because it takes only three bits to specify one of eight data registers. Register direct addressing is fast because the external memory does not have to be accessed. Programmers use register direct addressing to hold variables that are frequently accessed (i.e., scratchpad storage).

Addressing Modes7 Immediate Addressing In immediate addressing the actual operand forms part of the instruction. An immediate operand is also called a literal operand. Immediate addressing can be used only to specify a source operand. Immediate addressing is indicated by a # symbol in front of the source operand. For example, MOVE.B #24,D0 uses the immediate source operand 24.

Addressing Modes8 The instruction MOVE.B #4,D0 uses a literal source operand and a register direct destination operand

Addressing Modes9 The literal source operand, 4, is part of the instruction

Addressing Modes10 The destination operand is a data register

Addressing Modes11 The effect of this instruction is to copy the literal value 4 to data register D0

Addressing Modes12 Direct Addressing In direct or absolute addressing, the instruction provides the address of the operand in memory. Direct addressing requires two memory accesses. The first is to access the instruction and the second is to access the actual operand. For example, CLR.B 1234 clears the contents of memory location 1234.

Addressing Modes13 This instruction has a direct source operand The source operand is in memory The destination operand uses data register direct addressing

Addressing Modes14 The address of the operand forms part of the instruction Once the CPU has read the operand address from the instruction, the CPU accesses the actual operand This is the actual operand

Addressing Modes15 The effect of MOVE.B 20,D0 is to read the contents of memory location 20 and copy them to D0

Addressing Modes16 Summary of Fundamental Addressing Modes Consider the high-level language example: Z = Y + 4 The following fragment of code implements this construct ORG $400 Start of code MOVE.B Y,D0 ADD #4,D0 MOVE.B D0,Z ORG $600 Start of data area Y DC.B 27 Store the constant 27 in memory Z DS.B 1 Reserve a byte for Z

Addressing Modes17 The Assembled Program ORG $ MOVE.B Y,D ADD.B #24,D A 13C MOVE.B D0,Z E STOP #$ * ORG $ B Y: DC.B Z: DS.B END $400

Addressing Modes18 Memory map of the program Y is a variable accessed via the direct address This is a literal operand stored as part of the instruction Z is a variable accessed via the direct address

Addressing Modes19 Summary Register direct addressing is used for variables that can be held in registers Literal (immediate) addressing is used for constants that do not change Direct (absolute) addressing is used for variables that reside in memory The only difference between register direct addressing and direct addressing is that the former uses registers to store operands and the latter uses memory

Addressing Modes20 Address Register Indirect Addressing In address register indirect addressing, the instruction specifies one of the 68000’s address registers; for example, MOVE.B (A0),D0. The specified address register contains the address of the operand. The processor then accesses the operand pointed at by the address register.

Addressing Modes21 This instruction means load D0 with the contents of the location pointed at by address register A0 The instruction specifies the source operand as (A0).

Addressing Modes22 The address register in the instruction specifies an address register that holds the address of the operand

Addressing Modes23 The address register is used to access the operand in memory

Addressing Modes24 Finally, the contents of the address register pointed at by A0 are copied to the data register

Addressing Modes25 Auto-incrementing If the addressing mode is specified as (A0)+, the contents of the address register are incremented after they have been used.

Addressing Modes26 The address register contains 1000 and points at location 1000

Addressing Modes27 Address A0 register is used to access memory location 1000 and the contents of this location (i.e., 57) are added to D0

Addressing Modes28 After the instruction has been executed, the contents of A0 are incremented to point at the next location

Addressing Modes29 Use of Address Register Indirect Addressing MOVE.B #5,D0 Five numbers to add LEA Table,A0 A0 points at the numbers CLR.B D1 Clear the sum Loop ADD.B (A0)+,D1 REPEAT Add number to total SUB.B #1,D0 BNE Loop UNTIL all numbers added STOP #$2700 * Table DC.B 1,4,2,6,5 Some dummy data We are now going to trace through part of this program, instruction by instruction. The following fragment of code uses address register indirect addressing with post-incrementing to add together five numbers stored in consecutive memory locations.

Addressing Modes30 The first instruction loads D0 with the literal value 5 D0 has been loaded with 5 This instruction loads A0 with the value $0416 A0 contains $0416 >DF PC= SR=2000 SS=00A00000 US= X=0 A0= A1= A2= A3= N=0 A4= A5= A6= A7=00A00000 Z=0 D0= D1= D2= D3= V=0 D4= D5= D6= D7= C= >MOVE.B #$05,D0 >TR PC= SR=2000 SS=00A00000 US= X=0 A0= A1= A2= A3= N=0 A4= A5= A6= A7=00A00000 Z=0 D0= D1= D2= D3= V=0 D4= D5= D6= D7= C= >LEA.L $0416,A0 Trace> PC=00040A SR=2000 SS=00A00000 US= X=0 A0= A1= A2= A3= N=0 A4= A5= A6= A7=00A00000 Z=0 D0= D1= D2= D3= V=0 D4= D5= D6= D7= C= >CLR.B D1

Addressing Modes31 This instruction adds the contents of the location pointed at by A0 to D1 Because the operand was (A0)+, the contents of A0 are incremented ADD.B (A0)+,D1 adds the source operand to D1 Trace> PC=00040C SR=2004 SS=00A00000 US= X=0 A0= A1= A2= A3= N=0 A4= A5= A6= A7=00A00000 Z=1 D0= D1= D2= D3= V=0 D4= D5= D6= D7= C= >ADD.B (A0)+,D1 Trace> PC=00040E SR=2000 SS=00A00000 US= X=0 A0= A1= A2= A3= N=0 A4= A5= A6= A7=00A00000 Z=0 D0= D1= D2= D3= V=0 D4= D5= D6= D7= C= >SUBQ.B #$01,D0 Trace> PC= SR=2000 SS=00A00000 US= X=0 A0= A1= A2= A3= N=0 A4= A5= A6= A7=00A00000 Z=0 D0= D1= D2= D3= V=0 D4= D5= D6= D7= C= >BNE.S $040C

Addressing Modes32 On the next cycle the instruction ADD.B (A0)+,D1 uses A0 as a source operand and then increments the contents of A0 Trace> PC=00040C SR=2000 SS=00A00000 US= X=0 A0= A1= A2= A3= N=0 A4= A5= A6= A7=00A00000 Z=0 D0= D1= D2= D3= V=0 D4= D5= D6= D7= C= >ADD.B (A0)+,D1 Trace> PC=00040E SR=2000 SS=00A00000 US= X=0 A0= A1= A2= A3= N=0 A4= A5= A6= A7=00A00000 Z=0 D0= D1= D2= D3= V=0 D4= D5= D6= D7= C= >SUBQ.B #$01,D0 Trace> PC= SR=2000 SS=00A00000 US= X=0 A0= A1= A2= A3= N=0 A4= A5= A6= A7=00A00000 Z=0 D0= D1= D2= D3= V=0 D4= D5= D6= D7= C= >BNE.S $040C

Addressing Modes33 Problem Identify the source addressing mode used by each of the following instructions. Address register indirect addressing. The address of the source operand in in A5. Literal addressing. The source operand is the literal value 12. Memory direct addressing. The source operand is the contents of the memory location whose symbolic name is “TIME”. Data register direct. The source operand is the contents to D6. Address register indirect with post-incrementing. The address of the source operand is in A6. The contents of A6 are incremented after the instruction. ADD.B (A5),(A4) MOVE.B #12,D2 ADD.W TIME,D4 MOVE.B D6,D4 MOVE.B (A6)+,TEST

Addressing Modes34 Problem If you were translating the following fragment of pseudocode into assembly language, what addressing modes are you most likely to use? SUM is a temporary variable. You can put it in a register and use register direct addressing J is a temporary variable that would normally be located in a register. J is initialized to the literal value 5. X(J) is an array element that would be accessed via address register indirect addressing. SUM = 0 FOR J = 5 TO 19 SUM = SUM + X(J)*Y(J) END FOR