Addressing Modes of 8086 Processor Ammar Anwar Khan Electrical Engineer King Saud University Riyadh Saudi Arabia.

Slides:



Advertisements
Similar presentations
There are two types of addressing schemes:
Advertisements

Microprocessor Fundamentals Week 5 Mount Druitt College of TAFE Dept. Electrical Engineering 2008.
Addressing modes The way in which an operand is specified is called the Address Mode.
Chapter four – The 80x86 Instruction Set Principles of Microcomputers 2015年5月14日 2015年5月14日 2015年5月14日 2015年5月14日 2015年5月14日 2015年5月14日 1 Chapter Four.
16.317: Microprocessor System Design I Instructor: Dr. Michael Geiger Spring 2012 Lecture 8: Data Transfer Instructions.
Lect 3: Instruction Set and Addressing Modes. 386 Instruction Set (3.4) –Basic Instruction Set : 8086/8088 instruction set –Extended Instruction Set :
80x86 Instruction Set Dr. Qiang Lin.
Data Movement Instructions
Addressing modes – 1 The way in which an operand is specified is called the Address Mode.
The 8086 Assembly Programming Data Allocation & Addressing Modes
KMUTT: S. Srakaew Instructions Can Be Divided into 3 Classes Data movement instructions  Move data from a memory location or register to another memory.
8086 : INSTRUCTION SET By, Pramod Sunagar Assistant Professor
8-1 ECE 424 Design of Microprocessor-Based Systems Haibo Wang ECE Department Southern Illinois University Carbondale, IL x86 Instructions Part.
© 2006 Pearson Education, Upper Saddle River, NJ All Rights Reserved.Brey: The Intel Microprocessors, 7e Chapter 4 Data Movement Instructions by.
Microcomputer & Interfacing Lecture 3
Topic – string – Ch. 11 [Marut] Ch. 4 [Brey] String Data Transfer Instructions – The Direction Flag – LODS Instructions – STOS Instructions – MOVS Instructions.
Lect 4: Instruction Set and Addressing Modes. 386 Instruction Set (3.4)  Basic Instruction Set : 8086/8088 instruction set  Extended Instruction Set.
ADDRESSING MODES OF Addressing Modes of  To perform any operation, we have to give the corresponding instructions to the microprocessor.
3.7 String Instructions Specifying the Operands’ Size and Address and the String Direction STRING = a data collection in memory. String ELEMENTS can be:
COSC 456 Lesson 8 Cool Codes ADD AL,SIAL AL + SI ADD AL,[SI]AL AL + [SI] INC BXBX BX + 1 INC [BX]Ambiguity error INC BYTE PTR [BX][BX] [BX] + 1 INC WORD.
ICS312 Lecture13 String Instructions.
INTRODUCTION TO MICROPROCESSOR Engr. Ammar Anwar Khan.
Click to add Title Comunicación y Gerencia Click To add Subtitle Click to add Text Fundamentals of Assembly Language.
Assembly Language. Symbol Table Variables.DATA var DW 0 sum DD 0 array TIMES 10 DW 0 message DB ’ Welcome ’,0 char1 DB ? Symbol Table Name Offset var.
ECE 353 Introduction to Microprocessor Systems Michael G. Morrow, P.E. Week 4.
Overview of Assembly Language Chapter 4 S. Dandamudi.
Khaled A. Al-Utaibi  I/O Ports  I/O Space VS Memory Space  80x86 I/O Instructions − Direct I/O Instructions − Indirect I/O Instructions.
Review of Assembly language. Recalling main concepts.
MOV Instruction MOV destination,source  MOV AX,BX  MOV SUM,EAX  MOV EDX,ARRAY[EBX][ESI]  MOV CL,5  MOV DL,[BX]
Data Transfer Instructions Introduction The data transfer instructions are used to move data between internal register or between internal.
Assembly Language Data Movement Instructions. MOV Instruction Move source operand to destination mov destination, source The source and destination are.
Riyadh Philanthropic Society For Science Prince Sultan College For Woman Dept. of Computer & Information Sciences CS 251 Introduction to Computer Organization.
Khaled A. Al-Utaibi  Introduction  The MOV Instruction  The LEA Instruction  The Stack Instructions  The String Data Transfer.
Lecture 6 Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU.
Intel MP Organization. Registers - storage locations found inside the processor for temporary storage of data 1- Data Registers (16-bit) AX, BX, CX, DX.
I NTEL 8086 M icroprocessor بسم الله الرحمن الرحيم 1.
Microprocessors CSE- 341 Dr. Jia Uddin Assistant Professor, CSE, BRAC University Dr. Jia Uddin, CSE, BRAC University.
Instruction set Architecture
Chapter Nov-2010
16.317: Microprocessor System Design I
COURSE OUTCOMES OF MICROPROCESSOR AND PROGRAMMING
ADDRESSING MODES.
Chapter 4 Data Movement Instructions
EE3541 Introduction to Microprocessors
Assembly Language Programming Part 2
ADDRESSING MODES.
Intel 8088 (8086) Microprocessor Structure
Assembly Lang. – Intel 8086 Addressing modes – 1
Chapter 3 Addressing Modes
Morgan Kaufmann Publishers Computer Organization and Assembly Language
INSTRUCTION SET OF 8086 PAWAN KUMAR SINGH.
Symbolic Instruction and Addressing
3.6 Data transfer Instructions
8086 MICROPROCESSOR PROGRAMMING – INTEGER INSTRUCTIONS AND COMPUTATIONS Amar Saraswat.
Chapter 4 Data Movement Instructions
Intel 8088 (8086) Microprocessor Structure
Morgan Kaufmann Publishers Computer Organization and Assembly Language
32-bit instruction mode(80386-Pentium 4 only)
Symbolic Instruction and Addressing
(Array and Addressing Modes)
Symbolic Instruction and Addressing
(Array and Addressing Modes)
T opic: S TRING I NSTRUCTION P RESENTED B Y: N OOR FATIMA M AHA AKRAM ASIF.
CNET 315 Microprocessor & Assembly Language
3.6 Data transfer Instructions
Addressing Modes MOV AX,BX Destination Source Data-Addressing Modes.
CS-401 Computer Architecture & Assembly Language Programming
Data Movement Instructions
Chapter 6 –Symbolic Instruction and Addressing
(Array and Addressing Modes)
Presentation transcript:

Addressing Modes of 8086 Processor Ammar Anwar Khan Electrical Engineer King Saud University Riyadh Saudi Arabia

Addressing Modes Addressing Modes which are common to 8086 processor. Immediate Addressing Mode. Register Addressing Mode. Direct addressing Mode. Register Indirect Addressing Mode.

Immediate Addressing Mode MOV AL,10h MOV AX,0AC8h MOV AH,4ch MOV DX,1000h

Register Addressing Mode MOV AL,BL MOV AX,BX

Direct addressing Mode MOV DX,[1000H]

Register Indirect Addressing Mode MOV AL,[BX] MOV AX,[BX]

PUSH & POP MOV AX, 30 PUSH AX POP BX SS=FFEE SS=FFEC SS=FFEE

The XCHG Instruction The XCHG InstructionExchange The XCHG (exchange) instruction swaps two values. The general form is: XCHG operand1, operand2 There are four specific forms of this instruction on the 80x86: XCHG reg, mem XCHG reg, reg

The LEA Instruction Load effective address The LEA (Load Effective Address) loads the specified 16 bit general purpose register with the effective address of the specified memory location. LEA takes the form: LEA destinaton, source LEA DX,[BX][SI]+100H DX=effective address= =5600H

The STOSx Instruction Store byte or word string The STOSx (where x: B or W), copies a byte or word from AX, AL to a location pointed by ES:DI and updates DI to point to the next string element. If DF is 0, DI increment otherwise decrements

The LDS Instruction Load Data Segment register Load into destination the contents of two memory locations and segment register the next two memory locations: LDS destinaton, source DS:1200=46 DS:1201:10 DS:1202:38 DS:1202:82 LDS DI,[1200] ; DI=1046 and DS=8238

The MOVSx Instruction Move Byte or word String Moves byte or word from memory location pointed to by DS:SI to the memory location pointed to by ES:DI. SI and DI increment if DF is 0 otherwise decrement: LEA destinaton, source LEA DX,[BX][SI]+100H DX=effective address= =5600H

The XLAT Instruction Translate Replace the contents of AL with the contents of Lookup table pointed by AL, BX contains the starting location of Lookup table.

Thanks END