Advanced x86: BIOS and System Management Mode Internals Memory Map Xeno Kovah && Corey Kallenberg LegbaCore, LLC.

Slides:



Advertisements
Similar presentations
Microprocessor System Design. Outline Address decoding Chip select Memory configurations.
Advertisements

Lecture Objectives: 1)Explain the limitations of flash memory. 2)Define wear leveling. 3)Define the term IO Transaction 4)Define the terms synchronous.
PC Architecture Fundamentals
1 Hardware and Software Architecture Chapter 2 n The Intel Processor Architecture n History of PC Memory Usage (Real Mode)
EET 450 Chapter 2 – How hardware and Software Work Together.
Input-Output Problems L1 Prof. Sin-Min Lee Department of Mathematics and Computer Science.
CS2422 Assembly Language & System Programming September 22, 2005.
Chapter 4 Computer Memory
1 COMP541 Final Missing Pieces of MIPS: Adding Memory & I/O Montek Singh Oct 29, 2014.
9/20/6Lecture 3 - Instruction Set - Al Hardware interface (part 2)
1 COMP541 Completing the MIPS Datapath Montek Singh Mar 27, 2007.
Chapter 6 - Implementing Processes, Threads and Resources Kris Hansen Shelby Davis Jeffery Brass 3/7/05 & 3/9/05 Kris Hansen Shelby Davis Jeffery Brass.
UNIT 9 Computer architecture
University of Tehran 1 Microprocessor System Design Omid Fatemi Memory Interfacing
System Configuration Chapter 3. Objectives Distinguish between the various methods used to configure a computer Describe how to replace a motherboard.
Introduction Part 1 The Microprocessor Based Systems  Memory and I/O System  Microprocessor.
… when you will open a computer We hope you will not look like …
Booting in Windows XP Presented and Designed By: Luke Ladd.
Instructor: Yuzhuang Hu Memory Hierarchy.
A+ Guide to Software Managing, Maintaining and Troubleshooting THIRD EDITION Chapter 9 Managing Memory.
Overlays in MS-DOS By Andrew C. Vogan For CS /03/2002 This work complies with the JMU Honor Code.
Input/Output. I/O Initiation & Control  Transfer of data between circuitry external to the microprocessor and the microprocessor itself.  Transfer of.
Laface Operating System Design Booting a PC to run a kernel from Low memory VGA display.
1 COMP541 Final Missing Pieces of MIPS: Adding Memory & I/O Montek Singh Apr 11, 2012.
Motherboards The Main Printed Circuit Board Inside The PC That Contains and Controls The Components That Are Responsible For Processing Data.
2003 Dominic Swayne1 Microsoft Disk Operating System and PC DOS CS-550-1: Operating Systems Fall 2003 Dominic Swayne.
D75P 34 – HNC Computer Architecture Week 5 Memory Maps. © C Nyssen/Aberdeen College 2003 All images © C Nyssen/Aberdeen College except where stated Prepared.
Input-Output Organization
The Microprocessor-based PC System Microprocessor Course Electrical Engineering Department University of Indonesia.
Advanced x86: BIOS and System Management Mode Internals Tools
Advanced x86: BIOS and System Management Mode Internals SPI Flash Xeno Kovah && Corey Kallenberg LegbaCore, LLC.
Advanced x86: BIOS and System Management Mode Internals Input/Output
Advanced x86: BIOS and System Management Mode Internals PCI
Advanced x86: BIOS and System Management Mode Internals Conclusion Xeno Kovah && Corey Kallenberg LegbaCore, LLC.
Advanced x86: BIOS and System Management Mode Internals System Management Mode (SMM) Xeno Kovah && Corey Kallenberg LegbaCore, LLC.
Advanced x86: BIOS and System Management Mode Internals SPI Flash Programming Xeno Kovah && Corey Kallenberg LegbaCore, LLC.
Advanced x86: BIOS and System Management Mode Internals SMRAM (System Management RAM) Xeno Kovah && Corey Kallenberg LegbaCore, LLC.
Advanced x86: BIOS and System Management Mode Internals Introduction
Advanced x86: BIOS and System Management Mode Internals SPI Flash Protection Mechanisms Xeno Kovah && Corey Kallenberg LegbaCore, LLC.
Advanced x86: BIOS and System Management Mode Internals Boot Process Xeno Kovah && Corey Kallenberg LegbaCore, LLC.
Advanced x86: BIOS and System Management Mode Internals More Fun with SMM Xeno Kovah && Corey Kallenberg LegbaCore, LLC.
Xeno Kovah && Corey Kallenberg
Advanced x86: BIOS and System Management Mode Internals Flash Descriptor Xeno Kovah && Corey Kallenberg LegbaCore, LLC.
Xeno Kovah && Corey Kallenberg
Advanced x86: BIOS and System Management Mode Internals SMM & Caching Xeno Kovah && Corey Kallenberg LegbaCore, LLC.
Logical & Physical Address Nihal Güngör. Logical Address In simplest terms, an address generated by the CPU is known as a logical address. Logical addresses.
POST and The Boot Process
Router Startup and Setup Honolulu Community College Cisco Academy Training Center Semester 2 Version 2.1.
1 Basic Processor Architecture. 2 Building Blocks of Processor Systems CPU.
Advanced x86: BIOS and System Management Mode Internals SMI Suppression Xeno Kovah && Corey Kallenberg LegbaCore, LLC.
Computer Technician POST and The Boot Process ©UNT in Partnership with TEA1.
Computer systems is a 10-credit unit
Chapter 8: Main Memory.
UNIT 9 Computer architecture
Windows 95 & 98 Steve Boyle Mike Forster Maggie Hamill Nancy O’Brien.
Introduction of microprocessor
Memory chips Memory chips have two main properties that determine their application, storage capacity (size) and access time(speed). A memory chip contains.
IRQ, DMA and I/O Ports - Introduction -
Plug-and-Play.
Number Representations and Basic Processor Architecture
Xeno Kovah && Corey Kallenberg LegbaCore, LLC
Operating Modes UQ: State and explain the operating modes of X86 family of processors. Show the mode transition diagram highlighting important features.(10.
Introduction to Computing
Module 2: Computer-System Structures
PC Buses & Standards Bus = Pathway across which data can travel. Can be established between two or more computer elements. PC has a hierarchy of different.
Operating Systems Lecture 3.
第四章 80386的存贮器和输入/输出接口 作业:P335 5,7,13,17,21,25,36,37,41,44,45,46,48,52,65 21:46.
UNIT-III Pin Diagram Of 8086
Module 2: Computer-System Structures
Memory Addresses.
Presentation transcript:

Advanced x86: BIOS and System Management Mode Internals Memory Map Xeno Kovah && Corey Kallenberg LegbaCore, LLC

All materials are licensed under a Creative Commons “Share Alike” license. 2 Attribution condition: You must indicate that derivative work "Is derived from John Butterworth & Xeno Kovah’s ’Advanced Intel x86: BIOS and SMM’ class posted at

Memory Map One of the primary responsibilities of the BIOS is to program the memory map Many devices, in order to be useful, require their interfaces be extended to memory Also this is how the BIOS can ensure information about the way it set up the system is passed to the operating system at the time of handoff 3

4 “Basic” Ranges in System Memory 1.High Memory Range: Memory above 4GB (called Top of Upper Usable DRAM). Used for memory mapping and recoverable memory (system memory that overlaps with the PCI range) –TOM (Top of Upper Memory): size of physical memory 2.PCI Memory Address Range: Used for memory-mapped IO (TPM, APIC, Flash, PCI Express, devices on chipset, etc.) 3.Main Memory Address Range: Addressable memory from TOLUD (Top of Low Usable DRAM) down to 1 MB 4.Compatible Memory space: 1 MB and below TOUUD TOLUD TOM 4

Memory Map But on startup the processor is only aware of one memory range as we’ve seen –Often called the Boot Block, it contains the entry vector and uncompressed BIOS code The system automatically maps the top 16 MB of memory to the flash bios –Non-negotiable, does not matter if your system has < 4 GB of memory, the system never actually accesses that memory. Rather, it is mapped to the flash device. The rest of system memory needs to be configured by the BIOS TOM FFFF_0000 5

Hardware Block Diagram On the Mobile 4-Series Chipset, the BIOS (executed by the CPU), configures the MCHBAR in the DRAM Controller FEDA_0000h (on an E6400 with 4GB RAM for example) MCHBAR is now added to the memory map So how does this actually occur? FFFF_FFFFh 0000_0000h FEDA_0000h OffsetNameValue 48hMCHBARFEDA0000h DRAM ControllerB0:D0:F0 Chipset OffsetNameValue 60hPCIEXBARF h DRAM ControllerB0:D0:F0 F800_0000h 6