B. Todd AB/CO/MI BIS Audit 18 th September 2006 Signal Integrity Electro-Magnetic Compatibility Dependability.

Slides:



Advertisements
Similar presentations
Note 2 Transmission Lines (Time Domain)
Advertisements

1 Designing for DVI General Applications Considerations.
LHC Machine Interlocks & Beam Operation LHC Machine Interlocks & Beam Operation ARW2011Bruno PUCCIO (CERN) 13 th April v0 Thanks to Benjamin Todd.
Designing a EMC Compatible Electronic Meter using AD7755 a.
LHC UPS Systems and Configurations: Changes during the LS1 V. Chareyre / EN-EL LHC Beam Operation Committee 11 February 2014 EDMS No /02/2014.
Lecture 4b Fiber Optics Communication Link 1. Introduction 2
EMC Technology Roadmapping: A Long-Term Strategy Marcel van Doorn Philips Applied Technologies EM&C Competence Center Eindhoven, The Netherlands, March.
A. Castañeda 07 th September 2009 Generators and Detectors Permit Loop / CIBG / CIBO 0v0.
Link A/D converters and Microcontrollers using Long Transmission Lines John WU Precision Analog - Data Converter Applications Engineer
The Architecture, Design and Realisation of the LHC Beam Interlock System Machine Protection Review – 12 th April 2005.
Data Communications Introduction and Review. Transmission Media Copper Wires Copper Wires Low resistance. Electrical signal produces miniature radio station.
LHC Beam Dump System Technical Audit Trigger Synchronisation Unit.
B. Todd AB/CO/MI BIS Audit 18 th September 2006 Test and Monitor with the CIBT.
Modelling of TPM noise problems Greg, following discussions and measurements with David and Senerath.
Transmission Line “Definition” General transmission line: a closed system in which power is transmitted from a source to a destination Our class: only.
Distribution of machine parameters over GMT in the PS, SPS and future machines J. Serrano, AB-CO-HT TC 6 December 2006.
Status of Data Exchange Implementation in ALICE David Evans LEADE 26 th March 2007.
ECE & TCOM 590 Microwave Transmission for Telecommunications Introduction to Microwaves January 29, 2004.
TELECOMMUNICATIONS Dr. Hugh Blanton ENTC 4307/ENTC 5307.
B. Todd et al. 25 th August 2009 Observations Since v1.
B. Todd on behalf of TE/MPE/MI 25 th May 2009 Beam Interlock System Changes Following 2006 Audit 1v0.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
HARDWARE TESTING OF DIGITAL INPUT & OUTPUT CARDS FOR DATA ACCUSITION & CONTROL SYSTEMS A Mini Project Report submitted in partial fulfillment for the award.
A.Dinius AB/PO/IEE - BIS Audit 18 th September 2006 Beam Interlock System Hardware Implementation.
Electromagnetic Compatibility Test for CMS Experiment. Authors C. Rivetta– Fermilab F. Arteche, F. Szoncso, - CERN.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
Etienne CARLIER, LBDS Audit, 28/01/2008 LBDS Environmental Aspects EMC, radiation, UPS… Etienne CARLIER AB/BT/EC.
11/22/2004EE 42 fall 2004 lecture 351 Lecture #35: data transfer Last lecture: –Communications synchronous / asynchronous –Buses This lecture –Transmission.
JgimenoIWM-12/1/2004 Fiber Optic module 1 STUDIES AND DEVELOPMENT OF A FIRST FIBER OPTIC MODULE PROTOTYPE Javier Gimeno Vicente.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
1 Will We Ever Get The Green Light For Beam Operation? J. Uythoven & R. Filippini For the Reliability Working Group Sub Working Group of the MPWG.
1 CC & MP - CC10 - CERN Crab LHC J. Wenninger CERN Beams Department for the LHC Machine Protection Panel.
‘Review’ of the machine protection system in the SPS 1 J. Wenninger BE-OP SPS MPS - ATOP 09.
BLM “sunglasses” Filter Box. Current layout: BLM crates CIBU units Rack BY02 / SR8 BIC crate ( UA83 ) User_Permits Maskable channel Unmaskable channel.
Beam Interlock System MPP Internal ReviewB. Puccio17-18 th June 2010.
LIU-PSB BIS presentation / Christophe Martin TE-MPE-EP 28/02/ Beam Interlock System for Transfer Lines & PS Booster Christophe Martin TE/MPE/EP.
B. Todd et al. 19 th August 2009 The Beam Interlock System Thanks to: Machine Protection Panel, R. Schmidt, B. Puccio, M. Zerlauth and many more… 0v2.
CERN Dependable Design Example ITER – Machine ProtectionB. ToddMay 2010 Thanks to : TE/MPE/MI, CERN Machine Protection Panel, et al 1v0 Beam Related Machine.
LHC’s Modular Machine ITER – Machine ProtectionB. ToddJuly 2010 Thanks to : TE/MPE/MI, CERN Machine Protection Panel, et al 1v0 Protection System.
B. Todd, A. Apollonio, M. Kwiatkowski, R. Schmidt, S. Wagner, J. Walter a Risk-Based Approach 1v2 to Machine Protection Systems.
Antenna Basics.
Beam Interlock System Dependability Study RSWG – 31 st January 2005.
F. Arteche EMC: Electronics system integration for HEP experiments (Grounding & Shielding)
Power supply.
BIS main electronic modules - Oriented Linac4 - Stéphane Gabourin TE/MPE-EP Workshop on Beam Interlock Systems Jan 2015.
IR OBSTACLE DETECTION TO
The Data Handling Hybrid Igor Konorov TUM Physics Department E18.
BT AB/CO/MI 18 th September 2007 Safe Machine Parameters Chassis.
EMC review for Belle II (Grounding & shielding plans) PXD system - July 2012 Dr. Fernando Arteche.
Piero Belforte, CSELT 1999: AEI_EMC_, EMC basics by Flavio Maggioni.
IEEE NPEC SC2 Equipment Qualification Electromagnetic Compatibility Compliance Type Test-Design Considerations- Installation and Mitigation Standard/Guidance.
Realising the SMP 1. Safe Machine Parameters Overview
0v1.
Data providers Volume & Type of Analysis Kickers
LBDS TSU & AS-I failure report (Sept. 2016)
Beam Interlock System SPS CIBU Connection Review
Overview of the Beam Interlock System
Dependability Requirements of the LBDS and their Design Implications
Realising the SMP 1. Safe Machine Parameters Overview
Overview of CERN BIS and Communication Hardware
B.Todd, M. Zerlauth, I. Romera, A. Castaneda
1v0.
Commissioning and Testing the LHC Beam Interlock System
0v1.
LHC BLM system: system overview
Electromagnetic Compatibility BHUKYA RAMESH NAIK 1.
Interlocking of CNGS (and other high intensity beams) at the SPS
BOC1 Run Thru: Agenda 14h30 Start CB Local Meeting 16h00 Break for Tea
Will We Ever Get The Green Light For Beam Operation?
System Architecture of MPSVac and MPSID
Presentation transcript:

B. Todd AB/CO/MI BIS Audit 18 th September 2006 Signal Integrity Electro-Magnetic Compatibility Dependability

LHC Beam Interlock System 2 of Electro-Magnetic Compatibility -The different link types -Preventive measures -Test results 1. Signal Integrity Analysis -The five types of signals -Simulation results -Rules for designs 3. Dependability Analysis -FMECA method -Results -Conclusions

LHC Beam Interlock System 3 of Electro-Magnetic Compatibility -The different link types -Preventive measures -Test results 1. Signal Integrity Analysis -The five types of signals -Simulation results -Rules for designs 3. Dependability Analysis -FMECA method -Results -Conclusions

LHC Beam Interlock System 4 of 37 Signal Integrity Analysis Five different types of signal in the BIS… 1.Current Loops from CIBU to User System (<4m) 2.RS485 Channels from CIBU to BIC (<1200m) 3.Single Mode 1310nm Fibre Optic Links (<6000m)

LHC Beam Interlock System 5 of 37 Signal Integrity Analysis Five different types of signal in the BIS… 4. RS485 Channels internal to BIC (<1m) 5. TTL or LVTTL signals on a board (<15cm)

LHC Beam Interlock System 6 of 37 Fundamental Properties Five different types of signal in the BIS… Type-1 : Current Loops from CIBU to User System (<4m) - DC mode Type-2 : Channels from CIBU to BIC (<1200m) - DC mode for critical 62.5khz for data Type-3 : Single Mode 1310nm Fibre Optic Links (<6000m) – 8 – – 10MHz Type-4 : RS485 Channels internal to BIC (<1m) - DC mode or 250kHz data Type-5 : TTL or LVTTL signals on a board (<15cm) – Clocks, Data, Flags Rules: 3W rule for cross talk Sheilded Twisted Pair 90-Ohm CERN NE12 Ground Planes, Power Planes, UNINTERRUPTED! Long links have similar impedances Ohm (not controlled though) Slew-rate limited signals where possible

LHC Beam Interlock System 7 of 37 PCB principles

LHC Beam Interlock System 8 of 37 Type-1 Integrity Current Loops from CIBU to User System (<4m) Simple Circuit… Switched Current Loop Switch can be a relay or transistor V user can be 5-24V Current Regulator Switch V USER BEAM_PERMIT_INFO similar – slow optocoupler = ~100us to change

LHC Beam Interlock System 9 of 37 Type-2 Integrity RS485 Channels from CIBU to BIC (<1200m) Electrical length = 10.6 (I can explain…) i.e. High Frequency, so impedance has to be considered All the links in every configuration will work acceptably!! (Slew-Rate Limited Transceivers)

LHC Beam Interlock System 10 of 37 Type-3 Integrity Single Mode 1310nm Fibre Optic Links (<6000m) Optical – EMC is not an issue

LHC Beam Interlock System 11 of 37 Type-4 Integrity RS485 Channels internal to BIC (<1m) Consider the Safe Beam Flag that is transmitted through the Patch Panels and Extenders LHCSPS All the signals like this have an electrical length <<0.05… NO PROBLEM! (Slew-Rate Limited Transceivers)

LHC Beam Interlock System 12 of 37 Type-5 Integrity TTL or LVTTL signals on a board (<15cm) Electrical Length <0.05… Look up table created: All OK! Biggest constraint on CIBO – Output = 1.1ns rise time so <3cm From AD8611 O/P to CPLD

LHC Beam Interlock System 13 of Electro-Magnetic Compatibility -The different link types -Preventive measures -Test results 1. Signal Integrity Analysis -The five types of signals -Simulation results -Rules for designs 3. Dependability Analysis -FMECA method -Results -Conclusions

LHC Beam Interlock System 14 of 37 Electro Magnetic Compatibility Rules: Power Planes and Ground Planes, Grounded copper pours everywhere! Ground = Earth = Chassis = 0V ESD pins on Front Panels ESD strips on VME PCBs Transient Voltage Suppressors on ALL links that leave an enclosure Sheilded (360-degrees) twisted pairs, with dedicated ground wires inter-system

LHC Beam Interlock System 15 of 37 Electro Magnetic Compatibility The idea is: This system is rock solid for EMC Test it to the HIGHEST EMC levels (industrial 4.0kv same as power systems) Set an example for others using modern techniques NOT the same as LEP No fear to implement traditionally unaccepted principles.

LHC Beam Interlock System 16 of 37 TT40 BIC in BA4…

LHC Beam Interlock System 17 of 37 Testing Criteria Tests according to the IEC for electrical systems: Results categorised into four different types: Ideally: A at 4.0kV 1. User Permit set to FALSE = see if EMC makes it TRUE 2. User Permit set to TRUE = see if EMC makes it FALSE Unsafety False dumps

LHC Beam Interlock System 18 of 37 Recommended Interconnect CIBU to Controller

LHC Beam Interlock System 19 of 37 CIBU to Controller 1/2. Cable with FULL Shields FULL Grounds Results

LHC Beam Interlock System 20 of 37 CIBU to Controller 2/2. Cable with FULL Shields NO Grounds Results

LHC Beam Interlock System 21 of 37 Recommended Interconnect User System to CIBU

LHC Beam Interlock System 22 of 37 User System to CIBU 1/3. Cable with FULL Shields FULL Grounds Results

LHC Beam Interlock System 23 of 37 User System to CIBU 2/3 Cable with Pig-tail Shield No Grounds Results Power PC Crashed – Ethernet Controller Stopped responding

LHC Beam Interlock System 24 of 37 User System to CIBU 3/3 Cable with One Pig-tail Shield No Grounds Glitches recorded in History Buffer Permit FALSE on each salvo Permit TRUE on each salvo

LHC Beam Interlock System 25 of 37 VME Power Supply VME PSU, Specified as “IEC Tested” Results

LHC Beam Interlock System 26 of 37 CIBU Power Supply CIBU PSU (CIBD), Specified as “IEC kV” Supply has been double encased, and has mains filter Power PC Crashed – Ethernet Controller Stopped responding, SW Permit FALSE Results

LHC Beam Interlock System 27 of 37 Electro Magnetic Compatibility The idea is: This system is rock solid for EMC Test it to the HIGHEST EMC levels (industrial 4.0kv same as power systems) Set an example for others using modern techniques NOT the same as LEP No fear to implement traditionally unaccepted principles. No problem – written a specification for User System interface to the BIS Will be approved in collaboration with User Systems… and we’re in business for 2007

LHC Beam Interlock System 28 of Electro-Magnetic Compatibility -The different link types -Preventive measures -Test results 1. Signal Integrity Analysis -The five types of signals -Simulation results -Rules for designs 3. Dependability Analysis -FMECA method -Results -Conclusions

LHC Beam Interlock System 29 of 37 FMECA The defined safety of the MPS is based on IEC Define losses NOT in human life, but machine downtime & repair cost --If the LHC is not protected properly, it is considered a catastrophic failure will happen in 20 years operation Combined MPS Safety

LHC Beam Interlock System 30 of 37 So… SIL3 or better?? = FMECA Failure Modes, Effects and Criticality Analysis In what way can something go wrong?… …when it does go wrong, what happens to the system?… …and just how much of a problem does this cause?

LHC Beam Interlock System 31 of 37 FMECA FMECA starts at the Component Level of a system get subsystem schematics, component list, and understand what it does Break a large system into blocks, defining smaller, manageable sub-systems get MTBF of each component on the list, derive P FAIL (mission) derive failure modes and failure mode ratios for each component explain the effect of each failure mode on both the subsystem and system determine the probability of each failure mode happening. Draw conclusions! MIL-STD-1629 FMD-97 MIL-HDBK-338 MIL-HDBK-217

LHC Beam Interlock System 32 of 37 FMECA MIL-HDBK-217F or manufacturer FMD-97 MIL-HDBK-338 Bill of Materials

LHC Beam Interlock System 33 of 37 FMECA Designer Knowledge MIL-HDBK-338 Schematic multiply through

LHC Beam Interlock System 34 of 37 FMECA Since there are NO single points of failure, double failures have been considered to derive BF

LHC Beam Interlock System 35 of 37 FMECA SIL 4 1% of all fills are lost due to a failure of the BIS

LHC Beam Interlock System 36 of 37 Extrapolating… Hourly rate is based on MIL, Manufacturer etc. Extrapolation is non-trivial, whole MPS FMECA approach to be verified by another PhD!

LHC Beam Interlock System 37 of 37 FIN

LHC Beam Interlock System 38 of 37 ELECTRICAL LENGTH ●The equivalent frequency of this signal can be found from the equation: ●This means that the 200ns rise-time has an equivalent frequency of 1.6MHz, the wavelength of such a signal is defined by: ●Tests reveal that the wave propagation velocity (v) is approximately half the speed of light in a vacuum (c) in the NE12 Cable from User Interface to Controller case, leading to a wavelength definition of: ●This leads to a wavelength of 112.5m, now the ‘electrical length’ of the signal is defined as: ●The longest length (l) expected in the machine is around 1200m, applying this yields an electrical length of 10.6, this is well above the limit for low-frequency design, as an electrical length greater than 0.05 has to be treated as high-frequency